• JSTS:Journal of Semiconductor Technology and Science
• /
• v.11 no.3
• /
• pp.190-197
• /
• 2011

This paper presents a 144 GHz divide-by-2 injection locked frequency divider (ILFD) with inductive feedback developed in a commercial 90-nm Si RFCMOS technology. It was demonstrated that division-by-2 operation is achieved with input power down to -12 dBm, with measured locking range of 0.96 GHz (144.18 - 145.14 GHz) at input power of -3 dBm. To the authors' best knowledge, this is the highest operation frequency for ILFD based on a 90-nm CMOS technology. From supply voltage of 1.8 V, the circuit draws 5.7 mA including both core and buffer. The fabricated chip occupies 0.54 mm ${\times}$ 0.69 mm including the DC and RF pads.

• Proceedings of the Korean Geotechical Society Conference
• /
• 1991.10a
• /
• pp.195-215
• /
• 1991

This report deals with the process of the finite element computation and the design of the particular example tunnel (the double track section tunnel for Line 5, 7, 8 of Seoul Subway). The finite element calculations are performed with the program MISES 3 was developed from Austria which have been used in Eroupe. The principles of mechanic and mathematic analysis for the program MISES 3 are based on "The Finite Element Method -3rd Edition" by O.C zienkiewicz. The calculations are approximate analysis method divide continuum into quadrilateral element and calculate deformation and stress, according to the force equations at the node of the element. On the calculation of under excavation, this is a very convenient method and able to calculate compounded structure with tunnel lining and surrounding materials. Although calculated under the same factor and conditions, the result is not same solution, according to the shape of mesh. Therefore , it is important that we collect the construction results of NATM on the spot and by comparing the results of the finite element method with the surveying results review the validity of analysis model.sis model.

• 제어로봇시스템학회:학술대회논문집
• /
• 2003.10a
• /
• pp.2126-2130
• /
• 2003

In the integrated systems, that is integrated digital TV(DTV) internet and home automation, like home server, is needed integration of digital TV video signal and computer graphic signal. The graphic signal is operating at the high speed and has time-divide-stream. So the re-request of data is not easy at the time of error detection. therefore EDAC algorithm is efficient. In this paper, we show a scheme, that is integration of graphic and dtv format signal for DTV monitor display. This paper also presents the efficiency error detection auto correction(EDAC) for conversion of graphics signal to DTV video signal. A presented EDAC algorithms use the modified hamming code for enhancing video quality and reliability. A EDAC algorithm of this paper can detect single error, double error, triple error and more error for preventing from incorrect correction. And it is not necessary an additional memory. In this paper The comparison between digital TV video signal and graphic signal, a EDAC algorithm and a design of conversion graphic signal to DTV signal with EDAC function in DTV system is described.

• 제어로봇시스템학회:학술대회논문집
• /
• 2003.10a
• /
• pp.1382-1386
• /
• 2003

In this paper, we propose a controller for the position of a cart and the angle of a pendulum. To achieve both purposes simultaneously, we divide the system into the dominant subsystem and the dominated one after partial feedback linearization. The proposed controller is composed of a nonlinear controller stabilizing the dominant subsystem and a linear quadratic controller. Using the proposed controller, the controllable region is increased by the nonlinear control part and the control input minimized by the linear control part (LQR).

• Computational Structural Engineering
• /
• v.6 no.3
• /
• pp.125-137
• /
• 1993

Recently, many researches are being dealt with the adaptive method for improving the accuracy of finite element solution. This paper deals with rh-methods that are the combination of r and h-method ; r-method is to relocate the nodes for the grid optimization, h-method is to divide the elements with great error into the equal shape. As a results, rh-method has the same error decrease and convergence as h-method in the same degree of freedom, but it has more exact result of finite element in the state of restraining degrees of freedom than h-method alone.

• Proceedings of the Computational Structural Engineering Institute Conference
• /
• 2000.04b
• /
• pp.61-68
• /
• 2000

In general, the design of membrane structures takes three steps. The first is shape finding analysis which is determination of initial equilibrium geometry with uniform stresses. The second step involve the computation of the stress-deformation to get completed membrane under various load conditions. The third step is to divide the membrane structures into several plan strips from the initial equilibrium states. This procedure is needed because of the initial shape has usually undevelopable curved surface and is called as "cutting patterns generation". By introducing this work, the deformation due to the initial stress is removed and approximate cutting patterns are generated. In this approach, however, material properties is not considered, therefore the error between the design stresses and actual stresses during the fabrication of plan strips should be occurred. In this paper, actual equilibrium shape analysis procedure for HP shape models is presented. The deviations of stresses between the design stresses and actual stresses are estimated.

• 한국디지털정책학회:학술대회논문집
• /
• 2005.06a
• /
• pp.239-252
• /
• 2005

본 논문에서는 이론적, 실무적 선행연구들에 대한 검토를 토대로 통합적인 정보격차 요인모형을 제시하고 정보격차 요인모형에서 도출된 변수들과 기존정책들을 중심으로 표적집단심층면접법(Focus Group Interview, FGI)를 이용하여 정보취약계층인 장애인, 노인층, 저소득층을 대상으로 정보활용기회를 확대하기 위한 방안들을 실증적으로 도출하였으며 또한 기존 정책에 대한 만족도 및 효과성을 측정하였다. FGI 조사결과 취약계층별로 차별화된 정책적 요구사항이 도출되었으며, 통합적으로 정보접근, 정보이용, 정보활용을 지원할 수 있는 통합적 지원체계가 가장 절실한 것으로 나타났다. 또한, 취약계층별 개별 대상자의 개별적인 정보화수준 및 요구사항을 반영하기 위하여 개별 인적자원에 대한 통합관리가 필요한 것으로 나타났다. 아울러, 정보접근정책 및 정보이용지원정책, 정보활용지원정책별로 포괄적인 만족도 조사를 실시한 결과 공히 만족도 수준이 보통이하인 것으로 나타나 개별 정책에 대한 지원전략의 수정이 필요한 것으로 나타났다.

• Proceedings of the IEEK Conference
• /
• 2002.07a
• /
• pp.106-109
• /
• 2002

In the integrated systems, that is integrated digital TV(DTV) internet and home automation, like home server, is needed integration of digital TV video signal and computer graphic signal. The graphic signal is operating at the high speed and has time-divide-stream. So the re-request of data is not easy at the time of error detection. therefore EDAC algorithm is efficient. This paper presents the efficiency error detection auto correction(EDAC) for conversion of graphics signal to DTV video signal. A presented EDAC algorithms use the modified Hamming code for enhancing video quality and reliability. A EDAC algorithm of this paper can detect single error, double error, triple error and more error for preventing from incorrect correction. And it is not necessary an additional memory. In this paper The comparison between digital TV video signal and graphic signal, a EBAC algorithm and a design of conversion graphic signal to DTV signal with EDAC function is described.

• Proceedings of the IEEK Conference
• /
• 2002.07a
• /
• pp.405-408
• /
• 2002

Because of superior division among sub-channels, DWT MC-CDMA is less interference with neighborhood channel. In our newly proposed multi-carrier CDMA data transmission method, lIR CMFB filter banks sharply divide sub-bands and reduces spectral overlaps among neighboring sub-channels. In experiment result, proposed filter is better ability of sub-band division than FIR filter. Since the proposed cosine modulated filter banks lIR filter having wavelet property is designed to response sharp transition band, the ISI and ICI between neighboring sub-channels can be effectively reduced. And robustness about narrow band interference of CMFB IIR MC-CDMA almost same FIR DWT MC-CDMA.

• Proceedings of the IEEK Conference
• /
• 2004.06b
• /
• pp.581-584
• /
• 2004

This paper presents an efficient heuristic algorithm to avoid crosstalk which effects to delay of CMOS digital circuit by downsizing and upsizing of Gate. The proposed algorithm divide into two step, step1 performs downsizing of gate, step2 performs upsizing, so that avoid adjacent aggressor to critical path in series. The proposed algorithm has been verified on LGSynth91 benchmark circuits and Experimental results show an average $8.64\%$ Crosstalk Avoidance effect. This result proved new potential of proposed algorithm.