• Journal of Veterinary Clinics
• /
• v.20 no.3
• /
• pp.357-363
• /
• 2003

These studies were carried out to develop non-contact thermometer to take easily the body temperature of domestic animals instead of taking rectal temperature. For the studies, 86 cattle, 57 horses, 72 pigs, 43 goats, and 42 dogs were used and body parts as neck, flank, axilla, lateral abdomen, gluteus, inguinal region, or jugular groove were chosen for taking temperature according to different species. Two types of commercial non-contact thermometers were used to take the temperature of certain body part and at the same time the rectal temperature using digital thermo-meter was taken to compare the difference of temperature between rectum and certain body part. The difference of mean temperature in cattle between rectum and axilla and flank were 0.52 and $2.41^{\circ}C$, respectively, using non-contact thermometer I, whereas $3.02^{\circ}C$ between rectum and flank using thermometer II. The difference of mean temperature in horses between rectum and axilla, gluteus, and jugular groove were 0.52, 1.49, and $0.26^{\circ}C$, respectively, using thermometer I, whereas 2.28 ane $0.92^{\circ}C$ between rectum and gluteus or jugular groove using thermometer II. The difference of mean temperature in swine between rectum and flank, inguinal region, and neck were 1.23, 0.21, and $0.8^{\circ}C$, respectively, using thermometer I, whereas 1.42, 0.711, and $1.25^{\circ}C$ using thermometer II The difference of mean temperature in goats between rectum and lateral abdomen and inguinal region were 1.02 and $0.12^{\circ}C$, respectively, using thermometer I, whereas 1.96 and $1.01^{\circ}C$ using thermometer II. The difference of mean temperature in dogs between rectum and lateral abdomen, inguinal region, and neck were 3.26, 0.24, and $2.37^{\circ}C$, respectively, using thermometer I, whereas 3.45, 0.56, and $2.61^{\circ}C$ using thermometer II.

• Journal of IKEEE
• /
• v.27 no.4
• /
• pp.573-578
• /
• 2023

This paper introduces a new locking technique applicable to high-performance digital Phase-Locked Loops (DPLL). The study employs additional thermometer codes to reduce quantization errors in LC-based Digital Controlled Oscillators (DCO). Despite not implementing the entire DCO codes in thermometer mode, this method effectively reduces quantization errors through enhanced linearity. In the initial locking phase, binary codes are used, and upon completion of locking, the system transitions to thermometer codes, achieving high frequency linearity and reduced jitter characteristics. This approach significantly reduces the number of switches required and minimizes the oscillator's area, especially in applications requiring low DCO gain (Kdco), compared to the traditional method that uses only thermometer codes. Furthermore, the jitter performance is maintained at a level equivalent to that of the thermometer-only approach. The efficacy of this technique has been validated through modeling and design at the RTL level using SystemVerilog and Verilog HDL.

• Proceedings of the IEEK Conference
• /
• 2002.07c
• /
• pp.1571-1574
• /
• 2002

This paper describes a circuit and its operations of a programmable digital on-chip terminator designed with CMOS circuits which are used in high speed I/O interface. The on-chip terminator matches external reference resistor with the accuracy of ${\pm}$ 4.1％ over process, voltage and temperature variation. The digital impedance codes are generated in programmable impedance controller (PIC), and the codes are sent to terminator transistor arrays at input pads serially to reduce the number of signal lines. The transistor array is thermometer-coded to reduce impedance glitches during code update and it is segmented to two different blocks of thermometer-coded transistor arrays to reduce the number of transistors. The terminator impedance is periodically updated during hold time to minimize inter-symbol interferences.

• The Transactions of The Korean Institute of Electrical Engineers
• /
• v.58 no.3
• /
• pp.627-631
• /
• 2009

This paper presents a novel current steering cell matrix DAC(digital-to-analog converter) architecture to reduce decoder area. The current cell matrix of a existing architecture is selected by columns and lows thermometer code decoder of input bits. But The current cell matrix of a proposal architecture is divided 2n by the thermometer code decoder of upper input bits and are selected by the thermometer code decoder of middle and lower input bits. Because of this configuration, decoder numbers have increased. But the gate number that composed of decoder has decreased. In case of the designed 8 bit current steering cell matrix DAC, the gate number of decoder has decreased by about 55% in comparison with a existing architecture.

• Transactions of the Korean Society of Mechanical Engineers A
• /
• v.27 no.1
• /
• pp.102-108
• /
• 2003

Recently, the authors have developed a new material test system fur thin film at the high temperature. It is so compact and precise with sub micron resolution that it seems to be a useful tool fur research of the oxide film growth, its mechanical behavior and failure mechanism. To this end. in this paper three methologies are described for in-situ monitoring of the displacement & strain and the temperature, the oxide thickness. These are the Laser Speckle analysis with digital image correlation technique, the two-color infra-red thermometer and the laser reflection interferometry respectively. The calibration results and some issues which should be addressed for practical application are presented.

• Proceedings of the IEEK Conference
• /
• 2008.06a
• /
• pp.587-588
• /
• 2008

Digital PLL을 위한 높은 해상도를 갖는 TDC(Time to Digital Converter)를 $0.18{\mu}m$ CMOS 공정으로 설계하였다. 2단 구조를 갖는 TDC를 제안하였고 이를 Cadence Spectre를 이용하여 검증하였다. TDC는 Difference pulse generator, coarse 변환기와 fine 변환기로 구성된다. 그리고, 2단 변환기와 Thermometer decoder를 이용하여 delay cell의 수를 적게 유지하면서도 높은 해상도를 얻을 수 있었다.

• Journal of the East Asian Society of Dietary Life
• /
• v.26 no.6
• /
• pp.517-530
• /
• 2016

This research was conducted on Seoul region elementary, middle, and high school nutritionists to analyze execution conditions of HACCP control standards, focusing on PHF and CCP 3~CCP 7, in order to determine more efficient methods for school meals' sanitation system settlement. All surveys were distributed and collected via email. A total of 305 survey papers were collected, and 300 school results were analyzed. The following percentage of nutritionists perceived the following foods as potentially hazardous foods(PHF): raw or cooked animal foods (94.7%), blossomed seed products (93.7%), packed pickled radish (36.7%), unopened mayonnaise (30.2%), and unopened snails & corn cans 54.8%. Exactly 51.2% of nutritionists believed that foods were properly supplied via CCP 3's food quality standard. Exactly 33.9% of nutritionists answered that they had never corrected the digital thermometer since there were no issues with the CCP 4's digital thermometer correction frequency level. As for CCP 5's chroline disinfection of green vegetables, 57.1% of nutritionists answered that vegetables were slightly softened while 36.2% said there were no changes at all. According to the nutritionists, the most difficult execution level of CCP levels (excluding CCP 3, CCP 4) was CCP 7 (37.1%), CCP 6 (16.4%), and CCP 2 (16.4%). For the above results, proper training/education must be enforced so that nutritionists can have a clear notion of the PHF. A solution must be developed enhancing the execution of CCP 4's digital thermometer correction frequency level. For CP 5's chroline disinfection of green vegetables, food characteristics must be considered to suggest an appropriate number and method of cleansing. Furthermore, cooking employees are needed that properly use and manage cooling & heating equipments to maintain heated foods above $57^{\circ}C$ under the CCP 7 standard.

• The Journal of Internal Korean Medicine
• /
• v.36 no.3
• /
• pp.228-235
• /
• 2015

Objectives: The aim of this study was to find an effective medical device to detect cold sensation of hands. Methods: Patients with cold sensation of hands (N=42) were recruited in July 2013. We surveyed patients’ general characteristics, severity of cold sensation, body temperature in Nogung (PC8) and Hyeopbaek (LU4) measured with a digital thermometer, digital infrared thermal imaging, and pulse wave velocity. Results: The relation between severity of cold sensation and temperature in Nogung (PC8) and Hyeopbaek (LU4) was statistically significant. The results showed a higher correlation of severity of cold sensation with Nogung (PC9) than with Hyeopback (LU4) temperature. No other indices were statistical significant. Conclusions: Measuring the Nogung (PC9) temperature is most reasonable for assessing the severity of cold sensation of hands. To generalize this result, however, a large-scale study is warranted.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.33 no.5C
• /
• pp.378-385
• /
• 2008

This paper has been designed with CMOS Analog-to-Digital Converter(ADC) to use a high speed embedded system. It used flash ADC with a voltage estimator and comparator for background developed autozeroing. The speed of this architecture is almost similar to conventional flash ADC but the die size are lower due to reduced numbers of comparators and associated circuity. This ADC is implemented in a $0.25{\mu}m$ pure digital CMOS technology.

• The KIPS Transactions:PartA
• /
• v.9A no.1
• /
• pp.93-98
• /
• 2002

This paper introduces the design of high-speed analog-to-digital converter (ADC) for hard disk drive (HDD) read channel applications. This circuit is bated on fast regenerative autozero comparator for high speed and low-error rate comparison operation, and Double Speed Dual ADC (DSDA) architecture for efficiently increasing the overall conversion speed of ADC. A new type of thermometer-to-binary decoder appropriate for the autozero architecture is employed for no glitch decoding, simplifying the conventional structure significantly. This ADC is designed for 6-bit resolution, 800 Msample/s maximum conversion rate, 390 mW power dissipation, one clock cycle latency in 0.65 m CMOS technology.