한국통신학회논문지 (The Journal of Korean Institute of Communications and Information Sciences)

  • 제33권5C호
  • /
  • Pages.378-385
  • /
  • 2008
  • /
  • 1226-4717(pISSN)
  • /
  • 2287-3880(eISSN)
한국통신학회 (The Korean Institute of Commucations and Information Sciences)
권호 표지

고속 임베디드 시스템 응용을 위한 CMOS AD 변환기 설계

The Design of CMOS AD Converter for High Speed Embedded System Application

  • 권승탁 (서남대학교 컴퓨터 정보통신학과)
  • 발행 : 2008.05.31
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

본 논문은 고속 임베디드 시스템에 사용하기 위해 CMOS AD 변환기(Analog-to-Digital Converter)를 설계하였다. 이 AD 변환기는 효율적인 구조로 설계하기 위하여 전압을 예측할 수 있는 플래시 AD 변환기와 자동 영을 기반으로 하여 설계된 비교기를 사용하였다. 이 구조의 변환속도는 기존의 플래시 AD 변환기와 거의 같지만 비교기와 연결된 회로가 줄어들었기 때문에 전체 회로의 크기를 크게 줄일 수 있었다. 이 ADC는 $0.25{\mu}m$ 디지털 CMOS 기술로 구현되었다.

This paper has been designed with CMOS Analog-to-Digital Converter(ADC) to use a high speed embedded system. It used flash ADC with a voltage estimator and comparator for background developed autozeroing. The speed of this architecture is almost similar to conventional flash ADC but the die size are lower due to reduced numbers of comparators and associated circuity. This ADC is implemented in a $0.25{\mu}m$ pure digital CMOS technology.

키워드

참고문헌

  1. Michael J. Demler, "High-speed Anolog-To-Digital Conversion", Academic Press, pp.24 - 67, 1991
  2. R. Jacob Baker, "CMOS Circuit Design, Layout, and Simulation," IEEE Press, pp.932-1015, 2005
  3. Koichi Ono, Tatsuji Matsuura, Eiki Imaizumi, Hisashi Okazawa, and Ryuushi Shimokawa, "Error Suppressing Encode Logic of FCDL in a 6-b Flash A/D Converter," IEEE Journal of Solid-state circuits, Vol.32, No.9, pp.1460-1464, 1997 https://doi.org/10.1109/4.628765
  4. C.-W. Hsu and T.-H. Kuo, "6-bit 500 MHz flash A/D converter with new design techniques," in Proc. of IEEE Conf. on Circuits Syst., pp.460-464, Vol.150, No 5. October 2003
  5. Steven M. Rubin, " Using Electric VLSI Design system," http://www.staticfreesoft.com/
  6. Mike Engelhardt, "About LT spice/Switcher CAD III,"http://www.linear.com/designtools/software/
  7. Bruce Peetz, Brian D. Hamilton, and James Kang, "An 8-bit 250 Megasample per Secoung Analog-to-Digital Converter: Operation Without a Sample and Hold," IEEE Solid-State Circuits, Vol.sc21, No.6, pp.997-1002, December 1986
  8. Marc L. Simpson, and Ronald D. Williams, "A Simple Design Methodology for Table Flash A/D Converter Output Encoding," IEEE Trans. on Instrumentation and Measurement, Vol.37, No.4, pp.605-609, December 1988 https://doi.org/10.1109/19.9823
  9. Sherman, L, "Fast CMOS A/D chip samples inputs". Electron. Design, pp.149-159. July 8, 1982
  10. Marcel J. M. Pelgrom, A. C. Jeannet v. Rens, Maarten Vertregt, and Marcel B. Dijkstra, "A 25-Ms/s 8-bit CMOS A/D Converter for Embedded Application," IEEE Solid-State Circuits, Vol.29, No.8, pp.879-886, August 1994 https://doi.org/10.1109/4.297691