• Title/Summary/Keyword: digital noise filtering circuit

Search Result 4, Processing Time 0.021 seconds

Study for improvement of zero-cross detector of control element drive mechanism control system in PWR (경수로 제어봉구동장치제어계통의 영점위상탐지기 성능개선에 관한 연구)

  • 김병문;이병주;한상준
    • 제어로봇시스템학회:학술대회논문집
    • /
    • 1996.10b
    • /
    • pp.609-611
    • /
    • 1996
  • Zero-Cross Detector makes pilot signal to control the power to CEDM(Control Element Drive Mechanism). Existing Zero-Cross Detectors has had a problem which can cause unexpected reactor trip resulted from fluctuating frequency of input signal coming from M/G Set. The existing Zero-Cross Detector can't work properly when power frequency is varying because it was designed to work under stable M/G Set operation, and produces wrong pilot signal and output voltage. In this report the Zero-Cross Detector is improved to resolve voltage fluctuating problem by using new devices such as digital noise filtering circuit, variable cycle compensator and alarm circuit. And through the performance verification it shows that new circuit is better than old one. If suggested detector is applied to plant, it is possible to use it under House Load Operation because stable voltage can be generated by new Zero-Cross Detector.

  • PDF

Circuit Design and Implementation for Noise Enhancement of Optical Mouse (광마우스 잡음 개선을 위한 회로 설계 및 구현)

  • Park, Sang-Bong;Heo, Jeong-Hwa
    • The Journal of the Institute of Internet, Broadcasting and Communication
    • /
    • v.14 no.2
    • /
    • pp.135-140
    • /
    • 2014
  • In this paper, we describe the contents of noise characteristic enhancement using digital filtering to the motion vector in the pattern noise of optical mouse. The designed circuit is implemented to enhance the smoothing and trembling with filtering and averaging of x, y motion vector before PS2 or USB output. The function is verified by using FPGA and the performance is measured by the fabricated chip using $0.35{\mu}m$ standard CMOS process. The system clock is 6MHz and the motion vector has the range of +6 to -6 per 1/1700sec. It is tested using the Cartesian robot to measure the noise characteristic enhancement.

Oxygen Permeability Characteristics of the Multi-Cathode Type Dissolved Oxygen Sensor Using the Low Noise Measuring Circuit (저잡음화 계측회로에 의한 다음극형 용존산소센서의 산소투과특성)

  • Rhie, Dong-Hee;Kim, T.J.;Kim, Y.H.;Sung, Yung-Kwon
    • Proceedings of the KIEE Conference
    • /
    • 1998.11c
    • /
    • pp.764-766
    • /
    • 1998
  • An evaluation method for oxygen permeable characteristics of the membrane covering to each cathode of multiple cathode - single anode type dissolved oxygen sensor, which has high reproducibility and is capable of measuring multiple components in solutions. For this purpose, a measuring circuit for the multiple cathode type DO sensor was designed to lower the noise signal by adapting a digital LPF to readout the sensor output accurately. Digital LPF is designed by setting up the transfer function to set the cutoff frequency to 10Hz, and the transfer function is programmed by C language, and then the filtering characteristics are evaluated with the simulation and experiments. Using this LPF added measuring circuit for the multiple cathode type DO sensor, we have obtained the calibration factor for each cathode to calibrate the variation of the output signals. The calibration factor was obtained by measuring the sensor output signal followed by oxygen partial pressure, using the same oxygen permeable membrane at each cathode of the multiple cathode type DO sensor.

  • PDF

Design for PN code Synchronous Acquisition System of DS-SS/CDMA Receiver Using New SW-DMF (새로운 SW-DMF를 이용한 DS-SS/CDMA 시스템 수신기의 PN 코드동기 포착 시스템의 설계)

  • Cho, Byung-Lok;Rhee, Kang-Hyeon;Ha, Suk-Ki
    • Journal of the Institute of Electronics Engineers of Korea CI
    • /
    • v.38 no.4
    • /
    • pp.22-32
    • /
    • 2001
  • In this paper, we propose an average acquisition time and hardware design of high speed PN code synchronous acquisition system using DMF(Digital Matched Filter) with new switching method in DS-SS/CDMA(Direct Sequence Spread Spectrum Code Division Multiple Access). In reality, the PN code synchronous acquisition system using DMF has very complicated hardware, high cost and high power consumption. The PN code synchronous acquisition system using proposed switching method DMF can overcome those disadvantages. Therefore, we can make hardware simple and obtain low power and high density by reducing the area by 1/5 against the conventional approaches of using either the matched filters or the serial correlators. The proposed system architecture is also simple and easily controllable since there is no square-term circuit after execution of digital filtering.

  • PDF