• The Transactions of The Korean Institute of Electrical Engineers
• /
• v.61 no.7
• /
• pp.1024-1031
• /
• 2012

In this paper, FMCW type radar level transmitter using correlation analysis method is implemented for precise distance measurement of cargo tank. FMCW type radar level transmitter is the device for distance measurement which calculates the distance by analyzing the beat frequency, that is, the frequency difference between Tx and RX signal from radar antenna using Fast Fourier Transform(FFT), but compensated algorithm like Zoom FFT is needed for the improvement of the frequency precision because the frequency precision of FFT is limited depending on sampling frequency and the number of sampling data. In case of Zoom FFT, the number of sampling data and noisy signal are the main factor influencing the measurement accuracy of Zoom FFT like FFT. Therefore, in order to overcome the limited environment and achieve the precise measurement, correlation coefficient is used for the distance measurement and the errors of measurement are verified to be in the range of ${\pm}1mm$.

• Journal of the Institute of Electronics Engineers of Korea CI
• /
• v.48 no.5
• /
• pp.33-41
• /
• 2011

In this paper, we propose a lossless compression scheme for cloud point data of the target construction by using doubleness and decreasing useless information of cloud point data. We use Hough transform to find the horizontal angle between construction and terrestrial LIDAR. This angle is used for the rotation of the cloud point data. The cloud point data can be parallel to x-axis, then y-axis doubleness is increased. Therefore, the cloud point data can be more compressed. In addition, we apply two methods to decrease the number of cloud point data for useless information of them. One is decimation of the cloud point data, the other is to extract the range of y-coordinates of target construction, and then extract the cloud point data existing in the range only. The experimental result shows the performance of proposed scheme. To compress the data, we use only the position information without additional information. Therefore, this scheme can increase processing speed of the compression algorithm.

• The Journal of the Acoustical Society of Korea
• /
• v.42 no.4
• /
• pp.313-319
• /
• 2023

In this paper, a time series machine learning model, Long Short Term Memory (LSTM), is applied into the bubble flow noise data and the underwater projectile launch noise data to predict missing values of time-series underwater noise data. The former is mixed with bubble noise, flow noise, and fluid-induced interaction noise measured in a pipe and can be classified into three types. The latter is the noise generated when an underwater projectile is ejected from a launch tube and has a characteristic of instantaenous noise. For such types of noise, a data-driven model can be more useful than an analytical model. We constructed an LSTM model with given data and evaluated the model's performance based on the number of hidden units, the number of input sequences, and the decimation factor of signal. It is shown that the optimal LSTM model works well for new data of the same type.

• 전자공학회논문지 IE
• /
• v.46 no.1
• /
• pp.7-15
• /
• 2009

In this paper, automatic structure boundary extraction is proposed using terrestrial LIDAR (Light Detection And Ranging) in 3-dimensional data. This paper describes an algorithm which does not use pictures and pre-processing. In this algorithm, an efficient decimation method is proposed, considering the size of object, the amount of LIDAR data, etc. From these decimated data, object points and non-object points are distinguished using distance information which is a major features of LIDAR. After that, large and small values are extracted using local variations, which can be candidate for boundary. Finally, a boundary line is drawn based on the boundary point candidates. In this way, the approximate boundary of the object is extracted.

• Journal of the Institute of Electronics and Information Engineers
• /
• v.52 no.5
• /
• pp.66-73
• /
• 2015

IFFT is one of the key components in OFDM-based communication systems. In this paper, we propose a new memory efficient IFFT design method for OFDM-based communication systems, based on a mapping of three IFFT input signals which consist of modulated data, pilot and null signals. The proposed method focuses on reducing the memory size in the bit-reversal block which requires the largest number of memory cells in IFFT architectures. To reduce the memory size, we propose a selection mapping method based on decimation-in-time (DIT) algorithm. It is shown that the proposed method achieves a memory reduction of about 50% compared to conventional methods.

• Proceedings of the IEEK Conference
• /
• summer
• /
• pp.199-203
• /
• 2004

In this paper, we only describe the digital block of two-channel 18-bit analog-to-digital (A/D) converter employing sigma-delta method and xl28 decimation. The device contains two fourth comb filters with 1-bit input from sigma­delta modulator. each followed by a digital half band FIR(Finite Impulse Response) filters. The external analog sigma-delta modulators are sampled at 6.144MHz and the digital words are output at 48kHz. The fourth-order comb filter has designed 3 types of ways for optimal power consumption and signal-to-noise ratio. The following 3 digital filters are designed with 12tap, 22tap and 116tap to meet the specification. These filters eliminate images of the base band audio signal that exist at multiples of the input sample rate. We also designed these filters with 8bit and 16bit filter coefficient to analysis signal-to-noise ratio and hardware complexity. It also included digital output interface block for I2S serial data protocol, test circuit and internal input vector generator. It is fabricated with 0.35um HYNIX standard CMOS cell library with 3.3V supply voltage and the chip size is 2000um by 2000um. The function and the performance have been verified using Verilog XL logic simulator and Matlab tool.

• Journal of Information Processing Systems
• /
• v.15 no.3
• /
• pp.670-681
• /
• 2019

Orthogonal frequency division multiplexing (OFDM) is a system which is used to encode data using multiple carriers instead of the traditional single carrier system. This method improves the spectral efficiency (optimum use of bandwidth). It also lessens the effect of fading and intersymbol interference (ISI). In 1995, digital audio broadcast (DAB) adopted OFDM as the first standard using OFDM. Later in 1997, it was adopted for digital video broadcast (DVB). Currently, it has been adopted for WiMAX and LTE standards. In this project, a Verilog design is employed to implement an OFDM transmitter (DAC block) and receiver (FFT and ADC block). Generally, OFDM uses FFT and IFFT for modulation and demodulation. In this paper, 16-point FFT decimation-in-frequency (DIF) with the radix-2 algorithm and direct summation method have been analyzed. ADC and DAC in OFDM are used for conversion of the signal from analog to digital or vice-versa has also been analyzed. All the designs are simulated using Verilog on ModelSim simulator. The result generated from the FFT block after Verilog simulation has also been verified with MATLAB.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.30 no.1C
• /
• pp.73-81
• /
• 2005

We propose an automatic modulation recognition scheme which extracts pre-defined key features from the received signal and then applies equal gain combining method to determine the used modulation. Moreover, we compare and analyze the performance of the proposed algorithm with that of decision-theoretic algorithm. Our scheme extracts five pre-defined key features from each data segment, a data unit for the key feature extraction, which are then averaged over all the segments to recognize the modulation according to the decision procedure. We check the performance of the proposed algorithm through computer simulations for analog modulations such as AM, FM, SSB and for digital modulations such as FSK2, FSK4, PSK2, and PSK4, by measuring recognition success rate varying SNR and data collection time. The result shows that the performance of the proposed scheme is comparable to that of the decision-theoretic algorithm with less complexity.

• Journal of the Korean Institute of Telematics and Electronics
• /
• v.27 no.3
• /
• pp.108-115
• /
• 1990

This paper describes the design and fabrication of a processing element that will be used as a component in the construction of a two dimensional systolic for FFT. The chip performs data shuffling and radix-2 decimation-in-time (DIT) butterfly arithmetic. It consists of a data routing unit, internal control logic and HBA unit which computes butterfly arithmetic. The 6.5K transistors processing element designed with standard cells has been fabricated with a 2u'm double metal CMOS process, and evaluated by wafer probing measurements. The measured characteristics show that a HBA can be computed in 0.5 usec with a 20MHz clok, and it is estimated that the FFT of length 1024 can be transformed in 11.2 usec.

• The Journal of the Korea Contents Association
• /
• v.6 no.1
• /
• pp.1-7
• /
• 2006

This paper proposes a new method that reduces the complexity of the combined system, which consists of the selective mapping(SLM) and the partial transmit sequence(PTS) in the Orthogonal Frequency Division Multiplexing(OFDM). In order to reduce the Peak-to-Average Power Ratio(PAPR), many techniques have been developed such as SLM and PTS. and their combined systems. However the method that simply combines PTS and SLM to improve the effectiveness of a system increases the complexity of calculation. The scheme employed in this research suggests a system that combines PTS and SLM reducing the complexity via the N($N=2^n$)-point inverse fast Fourier transforms(IFFT), which uses the decimation in time domain not only to improve PAPR but also to reduce the amount of calculation. The proposed method reduces the complexity by multiplying a phase sequence and a subblock index to the data sequences in the middle of IFFT, which yields an optimal sequence with minimal PAPR. The superiority of the proposed method is demonstrated by simulation results and analysis.