• 대한전자공학회논문지
• /
• 제26권11호
• /
• pp.1819-1828
• /
• 1989

In this paper, we determined the modulation index for minimization of speed ripple and position error using maximum speed ripple (SRF) and maximum position error(PEF) in current source TPWM inverter. Through computer simulation, we compared with total current harmonic distortion, SRF and PEF for square wave modulation method and TPWM method. As a result, it turns out that square wave modulation method is superior to TPWM method of 3 pulses per half cycle in speed ripple and position error contents. And TPWM is better than square wave method when pulse number is more than 5. Also, in these pulse numbers, moduladtion index of minimum speed ripple and munimum position error is 0.91.

• 산업기술연구
• /
• 제24권A호
• /
• pp.109-117
• /
• 2004

This paper presents a current control strategy to reduce torque ripple of Brushless DC Motor in commutation period with PWM pattern. The torque ripple is mainly caused by the inequality in the rate of change between rising current and decaying one during commutation. And also it is influenced by the shape of real back EMF. Therefore, in the proposed control strategy, considering real back EMF a compensation voltage is generated to equalize the rate of change in these commutating currents. And then, by providing the compensation voltage in commutation period with PWM pattern, the torque ripple can be reduced. The simulation and experimental results verify that the proposed method can reduce the torque and the current ripples significantly.

• 조명전기설비학회논문지
• /
• 제17권1호
• /
• pp.116-123
• /
• 2003

본 논문에서는 SMPS의 교류 입력측 역률을 개선시킬 수 있는 전치 레귤레이터로서 interleaved 승압형 컨버터를 관하여 연구하였다. Interleaved 승압형 역률보상 컨버터(IBPFC)는 입력전류를 두 개의 스위칭 소자에 의하여 50%씩 나누어져 흐르게 함으로써, 내부 전류제어 루프 얼이 전압제어 루프만으로 제어계를 구성하여 입력전류 리플을 줄일 수 있다. 즉, IBPFC를 구성하는 각각의 부스트 컨버터 cell을 불연속 전류모드로 동작시키더라도 전체적인 입력전류의 파형은 연속이 되어 입력전류 리플이 감소하게 된다. 불연속 전류모드로 동작하는 IBPFC를 해석하기 위하여 스위칭 상태에 따라서 6개의 모드로 구분하여 상태방정식을 구하였다. 또한, 각 상태방정식을 상태공간 평균화법을 이용하여 모델링하고, 미소변동분을 고려한 소신호 해석을 통하여 제어전달함수를 구할 수 있다. 또한, 제어전달함수를 이용하여 단일 전압제어 루프를 가지는 제어계를 설계하였으며, 이러한 해석 및 설계를 바탕으로 실험을 통하여 IBPFC의 역률개선 및 리플저감을 확인하였다.

• 전력전자학회논문지
• /
• 제9권3호
• /
• pp.195-202
• /
• 2004

본 연구에서는 Brushless DC Motor의 전환구간에서 토크리플 저감을 위한 전류제어 기법을 제안하였다. 전환구간에서 토크리플은 증가하는 전류의 변화율과 감소하는 전류의 변화율이 같지 않음에 주원인이 있고, 실제 역기전력의 모양에 의해서도 영향을 받는다. 이에 제안된 제어기법은 전환하는 전류들의 변화율을 같게 하는 실제 역기전력이 고려된 보상전압을 추하고, 전환구간동안에만 보상전압을 인가함으로써 토크리플을 줄이는 것이다. 시뮬레이션과 실험 결과는 제안된 방법이 토크와 전류의 리플을 현저히 줄일 수 있음을 보여준다.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 1994년도 하계학술대회 논문집 A
• /
• pp.298-302
• /
• 1994

Brushless DC motors have a trapezoidal back EMF wave form and are fed with rectangular stator currents. Under these conditions, the torque produced is theoretcally constant. However, in practice, torque ripple may exist, one major cause of which conies from phase current commutation. In this paper we propose an improved method of reducing the torque ripple due to phase current commutation of indirectly restricting the uncommutated current through control of the other phase currents. Simulation results are present.

• Journal of Power Electronics
• /
• 제9권4호
• /
• pp.623-630
• /
• 2009

This paper proposes a filter design guideline for grid-connected single-phase inverters. By analyzing the instantaneous voltage applied to the filter inductor, the switching ripple current through the filter inductor can be precisely calculated. Therefore, filter inductance can be designed accurately, which guaranties that the switching ripple current will be under the target value. The proposed filter design method is verified by experiment.

• 신재생에너지
• /
• 제3권4호
• /
• pp.69-76
• /
• 2007

In this paper, a PV multi-string PCS with a grid-connection is proposed. An improved MPPT algorithm for the PV multi-string PCS is suggested. Each PV string has its own MPP tracker and the proposed MPPT algorithm prevents LMPP tracking due to power ripple. In the PV PCS with single-phase inverter has a large current ripple at twice the grid frequency. The current ripple reduction algorithm without external component is suggested. Also, this paper proposes a simple control method to achieve sharing of the PV string voltage and current among the interleaved parallel boost converters. All algorithms and controllers are implemented on a single-chip microcontroller. Experimental results obtained on a 3kW prototype show high performance of the proposed PV multi-string PCS.

• 한국신재생에너지학회:학술대회논문집
• /
• 한국신재생에너지학회 2007년도 추계학술대회 논문집
• /
• pp.255-258
• /
• 2007

In this paper, a PV multi-string PCS with a grid-connection is proposed. An improved MPPT algorithm for the PV multi-string PCS is suggested. Each PV string has its own MPP tracker and the proposed MPPT algorithm prevents LMPP tracking due to power ripple. In the PV PCS with single-phase inverter has a large current ripple at twice the grid frequency. The current ripple reduction algorithm without external component is suggested. Also, this paper proposes a simple control method to achieve sharing of the PV string voltage and current among the interleaved parallel boost converters. All algorithms and controllers are implemented on a single-chip microcontroller. Experimental results obtained on a 3kW prototype show high performance of the proposed PV multi-string PCS.

• 전력전자학회논문지
• /
• 제9권2호
• /
• pp.126-133
• /
• 2004

본 연구에서는 저 비용 응용분야에 적합한 4스위치 3상 BLDC 전동기의 새로운 전류 제어 알고리즘을 제안하였다. 4스위치 시스템에서 빠른 속도 및 토크 응답 그리고 적은 토크 리플과 같은 좋은 동작 특성을 얻기 위한 기준 전류 발생 기법을 제안하였다. 특히, 제안한 기법은 전류 전환시 발생되는 토크 리플을 현저히 저감시켜 4스위치 시스템을 산업 응용 분야에 보다 널리 적용할 수 있을 것으로 기대한다.

• ETRI Journal
• /
• 제42권5호
• /
• pp.790-798
• /
• 2020

Herein, a low-ripple coarse-fine digital low-dropout regulator (D-LDO) without ringing in the transient state is proposed. Conventional D-LDO suffers from a ringing problem when settling the output voltage at a large load transition, which increases the settling time. The proposed D-LDO removes the ringing and reduces the settling time using an auxiliary power stage which adjusts its output current to a load current in the transient state. It also achieves a low output ripple voltage using a comparator with a complete comparison signal. The proposed D-LDO was fabricated using a 65-nm CMOS process with an area of 0.0056 μ㎡. The undershoot and overshoot were 47 mV and 23 mV, respectively, when the load current was changed from 10 mA to 100 mA within an edge time of 20 ns. The settling time decreased from 2.1 ㎲ to 130 ns and the ripple voltage was 3 mV with a quiescent current of 75 ㎂.