• Journal of Power Electronics
• /
• v.9 no.3
• /
• pp.418-429
• /
• 2009

In this paper an optimal damped input filter is designed based on a Genetic Algorithm (GA) for an electrolytic capacitor-less AC-AC converter. Sufficient passive damping and minimum losses in passive damping elements, minimization of the filter output impedance at the filter cut-off frequency, minimization of the DC-link voltage and input current fluctuations, and minimization of the filter costs are the main objectives in the multi-objective optimization of the input filter. The proposed filter has been validated experimentally using an induction motor drive system employing an electrolytic capacitor-less AC-AC converter.

• Journal of Electrical Engineering and Technology
• /
• v.13 no.1
• /
• pp.211-219
• /
• 2018

This paper designs a nonlinear PI-type controller for the robust control of a boost DC-DC converter using a particle swarm optimization (PSO) algorithm. Based on the common knowledge that the transient responses can be improved if the P and I gains increase when the transient error is big, a nonlinear PI-type control design method is developed. A design procedure to autotune the nonlinear P and I gains is given based on a PSO algorithm. The proposed nonlinear PI-type controller is implemented in real time on a Texas Instruments TMS320F28335 floating-point DSP. Simulation and experimental results are given to demonstrate the effectiveness and practicality of the proposed method.

• Proceedings of the KIEE Conference
• /
• 2009.07a
• /
• pp.1064_1065
• /
• 2009

PV (Photovoltaic) power generation system has been widely studied as a clean and renewable power source. Tracking the MPP (maximum power point) of a PV array is usually an essential part of a PV system. This paper describes POS (Photovoltaic Output Sensorless) MPPT method and optimization technique of its operational characteristics for grid-connected PV generation system. A DC-DC converter has been used to step-up the PV voltage and DC-AC converter has been used for connecting the system to the grid. Optimization technique has been implemented to optimize the current and voltage controller gain parameters and duty ratio increment of DC-DC converter. Simulation results reveal that the proposed control has better response.

• Journal of Electrical Engineering and Technology
• /
• v.12 no.5
• /
• pp.1934-1944
• /
• 2017

As a key component of high-voltage power conversion system for electric vehicles (EVs), bidirectional DC/DC (Bi-DC/DC) is required to have high efficiency and light weight. Conventional design methods optimize the Bi-DC/DC at the maximum power dissipation point (MPDP). For EVs application, the work condition of the Bi-DC/DC is not strict as the MPDP, where the design method using MPDP may not be optimal during travel of EVs. This paper optimizes the Bi-DC/DC converter targeting efficiency and weight based on the driving cycle. By analyzing the two-phase interleaved Bi-DC/DC for hybrid energy storage systems (HESS) of EVs, its power dissipation is calculated, and an efficiency model is derived. On this basis, weight models of capacitor, inductor and heat sink are built, as well as a dynamic temperature model of heat sink. Based on these models, a method using New European Driving Cycle (NEDC) for optimal design of Bi-DC/DC which simultaneously considered efficiency and weight is proposed. The simulation result shows that compare with conventional optimization methods revealed that the optimization approach based on driving cycle allowed significant weight reduction while meeting the efficiency requirements.

• Journal of Power Electronics
• /
• v.15 no.1
• /
• pp.160-176
• /
• 2015

This paper presents a method of designing optimal integer- and fractional-order proportional-integral-derivative (FOPID) controllers for a boost converter to gain a set of favorable characteristics at various operating points. A Pareto-based multi-objective optimization approach called strength Pareto evolutionary algorithm (SPEA) is used to obtain fast and low overshoot start-up and dynamic responses and switching stability. The optimization approach generates a set of optimal gains called Pareto set, which corresponds to a Pareto front. The Pareto front is a set of optimal results for objective functions. These results provide designers with a trade-off look-up table, in which they can easily choose any of the optimal gains based on design requirements. The SPEA also overcomes the difficulties of tuning the FOPID controller, which is an extension to the classic integer-order PID controllers and potentially promises better results. The proposed optimized FOPID controller provides an excellent start-up response and the desired dynamic response. This paper presents a detailed comparison of the optimum integer- and the fractional-order PID controllers. Extensive simulation and experimental results prove the superiority of the proposed design methodology to achieve a wide set of desired technical goals.

• Journal of Power Electronics
• /
• v.18 no.1
• /
• pp.45-55
• /
• 2018

It is usually difficult for dual-active-bridge (DAB) dc-dc converters to operate efficiently at light loads. This paper presents an in-depth analysis of a DAB with triple-phase-shift (TPS) control under the light load condition to overcome this problem. A kind of operating mode which is suitable for light load operation is analyzed in this paper. First, an analysis of the zero-voltage-switching (ZVS) constraints for the DAB converter has been carried out and a reasonable dead-band setting method has been proposed. Secondly, the basic operating characteristics of the converter are analyzed. Third, under the condition of satisfying the ZVS constraints, both the reactive power and the root mean square (RMS) value of the current are simultaneously minimized and a particle swarm optimization (PSO) algorithm is employed to analyze and solve this optimization problem. Lastly, both simulations and experiments are carried out to verify the effectiveness of the proposed method. The experimental results show that the converter can effectively achieve ZVS and improved efficiency.

• Journal of Power Electronics
• /
• v.16 no.1
• /
• pp.173-181
• /
• 2016

In this paper, a new technique for harmonic optimization in cascaded H-bridge 7-level inverters is proposed. The suggested strategy is based on minimizing an objective function which simultaneously optimizes the converter utilization and Total Harmonic Distortion (THD). The Switch Utilization Ratio (SUR) is formulized for both the phase and line-line voltages of a 7-level inverter and is considered in the final objective functions. Based upon the SUR formula, utilization ratio enhancement will reduce the value of feeding DC links, which improves the efficiency and lifetime of the circuit components due to lower voltage stresses and losses. In order to achieve more effective solution in different modulation indices, it is assumed that the DC sources can be altered. Experimental validation is presented based on a three-phase 7-level inverter prototype.

• International Journal of Fluid Machinery and Systems
• /
• v.5 no.3
• /
• pp.134-142
• /
• 2012

The competition to deliver ultra-low emitting vehicles at a reasonable cost is driving the automotive industry to invest significant manpower and test laboratory resources in the design optimization of increasingly complex exhaust after-treatment systems. Optimization can no longer be based on traditional approaches, which are intensive in hardware use and laboratory testing. The CFD is in high demand for the analysis and design in order to reduce developing cost and time consuming in experiments. This paper describes the development of a comprehensive practical model based on experiments for simulating the performance of automotive three-way catalytic converters, which are employed to reduce engine exhaust emissions. An experiment is conducted to measure species concentrations before and after catalytic converter for different loads on engine. The model simulates the emission system behavior by using an exhaust system heat conservation and catalyst chemical kinetic sub-model. CFD simulation is used to study the performance of automotive catalytic converter. The substrate is modeled as a porous media in FLUENT and the standard k-e model is used for turbulence. The flow pattern is changed from axial to radial by changing the substrate model inside the catalytic converter and the flow distribution and the conversion efficiency of CO, HC and NOx are achieved first, and the predictions are in good agreement with the experimental measurements. It is found that the conversion from axial to radial flow makes the catalytic converter more efficient. These studies help to understand better the performance of the catalytic converter in order to optimize the converter design.

• Journal of Power Electronics
• /
• v.14 no.2
• /
• pp.217-225
• /
• 2014

This paper deals with the optimization of the driving techniques for the ZVT synchronous buck converter proposed in [1]. Two new gate drive circuits are proposed to allow this converter to operate by only one control signal as a 12V voltage regulator module (VRM). Voltage-driven method is applied for the synchronous rectifier. In addition, the control signal drives the main and auxiliary switches by one driving circuit. Both of the circuits are supplied by the input voltage. As a result, no supply voltage is required. This approach decreases both the complexity and cost in converter hardware implementation and is suitable for practical applications. In addition, the proposed SR driving scheme can also be used for many high frequency resonant converters and some high frequency discontinuous current mode PWM circuits. The ZVT synchronous buck converter with new gate drive circuits is analyzed and the presented experimental results confirm the theoretical analysis.

• Journal of IKEEE
• /
• v.10 no.2 s.19
• /
• pp.149-155
• /
• 2006

In this study, the design of low voltage DC-DC converter with low triggering ESD (Electro-Static Discharge) protection circuit was investigated. The purpose of this paper is design optimization for low voltage(2.5V to 5.5V input range) DC-DC converter using CMOS switch. In CMOS switch environment, a dominant loss component is not switching loss but conduction loss at 1.2MHz switching frequency. In this study a constant frequency PWM converter with synchronous rectifier is used. And zener Triggered SCR device to protect the ESD phenomenon was designed. This structure reduces the trigger voltage by making the zener junction between the lateral PNP and base of lateral NPN in SCR structure. The triggering voltage was simulated to 8V.