• 제목/요약/키워드: compensation input

검색결과 554건 처리시간 0.026초

조직의 엔트로피식 처방에 대한 시스템 사고 분석: 산업재해 신속보상을 중심으로 (System Thinking Analysis on The Organizational Entropic Measures: Focusing on Workers' Speedy Compensation)

  • 양정호
    • 한국시스템다이내믹스연구
    • /
    • 제14권4호
    • /
    • pp.63-89
    • /
    • 2013
  • The purpose of this paper is to explain the entropic measures could cause the organization to increase the entropy. The organization as an open system has a tendency to input new energy to adapt itself to the change in its surroundings. This intention of inputting energy into organization is based on the second law of thermodynamics, the laws of entropy.Entropy is a measure of disorder, or a measure of progressing towards thermodynamic equilibrium. The entropy of an isolated system increases. Organizations have to open to their environment, have to do something to reduce their entropy. But, this attempt to reduce entropy entails another entropy. This study shows the side effects by giving examples of illegal receipt of worker's compensation insurance. The implications through the cases of illegal receipt of workers' compensation are as follows. Firstly, organizational policy is that inaction in itself may be the best policy, unless we always think the action best. Secondly, public organization should be careful in substituting business management in the private sector such as customer satisfaction(CS) for the value in public sector. Thirdly, the setting the expiration date of organizational policy could be the way to slow down the degree of entropy.

  • PDF

온칩 시동회로를 갖는 CMOS DC-DC 벅 변환기 설계 (Design of monolithic DC-DC Buck converter with on chip soft-start circuit)

  • 박승찬;임동균;이상민;윤광섭
    • 한국통신학회논문지
    • /
    • 제34권7A호
    • /
    • pp.568-573
    • /
    • 2009
  • 본 논문에서 0.13um CMOS 공정으로 설계된 배터리 기반 휴대용 통신 시스템 구동용의 온칩 시동회로를 갖는 스텝다운 CMOS DC-DC 변환기를 제안하였다. 1MHz의 스위칭 주파수를 기반으로 설계된 벅 변환기에는 온칩 시동회로와 커패시터 멀티플라이어 기법을 이용한 보상회로를 포함시켰다. 칩 측정 결과 2.5V ${\sim}$3.3V의 입력 전압을 1.2V로 강압시키는데 최대 87.2%의 효율을 갖는다. 최대 부하 전류, 출력 전류 리플 및 전압 리플은 각각 500mA, 25mA, 24mV 이다.

Adaptive Compensation Control of Vehicle Automatic Transmissions for Smooth Shift Transients Based on Intelligent Supervisor

  • 김덕호;한진오;신병관;이규일
    • Journal of Mechanical Science and Technology
    • /
    • 제15권11호
    • /
    • pp.1472-1481
    • /
    • 2001
  • In this paper, an advanced shift controller that supervises the shift transients with adaptive compensation is presented. Modern shift control systems for vehicle automatic transmission are designe d to provide smooth transients for passengers' comfort and better component durability. In the conventional methods, lots of testing and calibration works have been done to tune gains of the controller, but it does not assure optimum shift quality at all times owing to system variations often caused by uncertainties in shifting hydraulic systems and external disturbances. In the proposed control scheme, an adaptive compensation controller with intelligent supervisor is implemented to achieve improved shift quality over the system variations. The control input pattern which generates clutch pressure commands in hydraulic actuating systems, is updated through a learning process to adjust for each subsequent shift based on continuous monitoring of shifting performance and environmental changes. The proposed algorithm is implemented and evaluated on the experimental test setup. Results from the experimental studies for several operation modes show both improved performance and adaptability of the proposed shift controller to uncertain changes of the shifting environment in vehicle power transmission systems.

  • PDF

Adaptive Predistortion for High Power Amplifier by Exact Model Matching Approach

  • Ding, Yuanming;Pei, Bingnan;Nilkhamhang, Itthisek;Sano, Akira
    • 제어로봇시스템학회:학술대회논문집
    • /
    • 제어로봇시스템학회 2004년도 ICCAS
    • /
    • pp.401-406
    • /
    • 2004
  • In this paper, a new time-domain adaptive predistortion scheme is proposed to compensate for the nonlinearity of high power amplifiers (HPA) in OFDM systems. A complex Wiener-Hammerstein model (WHM) is adopted to describe the input-output relationship of unknown HPA with linear dynamics, and a power series model with memory (PSMWM) is used to approximate the HPA expressed by WHM. By using the PSMWM, the compensation input to HPA is calculated in a real-time manner so that the linearization from the predistorter input to the HPA output can be attained even if the nonlinear input-output relation of HPA is uncertain and changeable. In numerical example, the effectiveness of the proposed method is confirmed and compared with the identification method based on PSMWM.

  • PDF

3상 불평형 부하에 대한 입력 역률 개선 (THE POWER-FACTOR IMPROVEMENT FOR INPUT LINE OF THREE PHASE UNBALANCED LOAD)

  • 정연택;서영수;성대용;임영배;박상호
    • 대한전기학회:학술대회논문집
    • /
    • 대한전기학회 1990년도 하계학술대회 논문집
    • /
    • pp.421-424
    • /
    • 1990
  • In this parer, the parameter for control variable is consist of value that take measured the input line current and input total power-factor, and the compensation susceptance is calculated by its parameters. The compensator can reduce the reactive power generation by the system to zero, thus the input total power-factor is kept on sustaining the unit power- factor.

  • PDF

교류변환형 트란지스터식 직류증폭회로에 관한 연구 (The study of a chopper-type transistorized d.c. amplifier circuit)

  • 한만춘;최창준
    • 전기의세계
    • /
    • 제18권5호
    • /
    • pp.12-19
    • /
    • 1969
  • The sensitivity of transistorized d.c. amplifiers is mainly limited by drift at operating point caused by ambient temperature changes. A chopper-type transistorized amplifier is necessary to obtain a high sensitivity without recourse to drift compensation which requires the adjustment of several balancing controls. A chopper-stabilized system consisting of an electro-mechanical chopper for input and output and a high-gain a.c. amplifier is designed and analyzed. The gain of the a.c. amplifier, expressed as the ratio of voltages, is larger than 80db in the band of 50C/S - 100KC/S. The complete system gives an open-loop gain of 68db at direct current. The offset voltage is 20.mu.V referred in input and the voltage drift at the input is less than 10.mu.V/hr at 25.deg.C. This type of amplifier would be useful for the high-gain transistorized d.c. amplifier for analog computers. Also, due to the high input impedance, it is suitable for amplification of signals from wide range of source impedances.

  • PDF

입력전류의 검출이 없는 승압형 정류기의 고역률제어 (High-powerfactor Control of Boost-type Rectifier without input Current Sensing)

  • 배창한;이교범;송중호;이광운
    • 대한전기학회논문지:전기기기및에너지변환시스템부문B
    • /
    • 제48권9호
    • /
    • pp.510-516
    • /
    • 1999
  • In this paper, a new high-powerfactor control method for boost-type rectifier is proposed, which removes the necessity of input current sensing. This method generates a sinewave duty template only from the line voltage waveform and rectifier output, and reduces reactive power remarkably utilizing three compensation coefficients which are determined through experiments. These compensations make the input current to be in phase with the input voltage all over the load range. A prototype boost-type rectifier is designed and experimental results are presented.

  • PDF

트랜스컨덕턴스 특성을 개선한 새로운 CMOS Rail-to-Rail 입력단 회로 (A Novel CMOS Rail-to-Rail Input Stage Circuit with Improved Transconductance)

  • 권오준;곽계달
    • 전자공학회논문지C
    • /
    • 제35C권12호
    • /
    • pp.59-65
    • /
    • 1998
  • 본 논문에서는 트랜스컨덕턴스 특성을 개선한 새로운 CMOS Rail-to-Rail 입력단 회로를 설계하였다. 회로 모의 실험기 HSPICE를 통해서 새로운 입력단 회로의 동상 입력 전압 범위에 대한 새로운 회로의 성능을 검증하였다. 새로운 입력단 회로는 기존의 Rail-to-Rail 입력단 회로에 동상 입력 전압에 따라서 동작조건이 변하는 4개의 입력 트랜지스터와 4개의 전류원/싱크를 추가함으로써 구성된다. 새로운 입력단 회로는 두 차동 회로 중에서 어느 한 회로만이 동작하는 영역에서는 신호증폭에 기여하는 트랜지스터의 DC 전류양에는 영향을 미치지 않는 반면, 두 차동 회로가 모두 동작하는 영역에서는 신호증폭에 기여하는 트랜지스터의 DC 전류양을 1/4로 감소시킨다. 그 결과 새로운 입력단 회로는 강반전 영역에서 전 동상 입력 전압 범위에 걸쳐 거의 일정한 트랜스컨덕턴스 특성과 단일 이득 주파수 특성을 보이며 전 동상 입력 전압 범위에 대해서 최적의 주파수 보상을 가능하게 한다.

  • PDF

CORDIC 알고리즘을 이용한 QPSK 디지털 수신기의 위상 복원 및 진폭보상방안 (A Phase Recovery and Amplitude Compensation Scheme for QPSK All Digital Receiver Using CORDIC Algorithm)

  • 서광남;김종훈
    • 한국통신학회논문지
    • /
    • 제35권12C호
    • /
    • pp.1029-1034
    • /
    • 2010
  • QPSK 디지털 수신기는 전송 경로 또는 송수신기 간의 클럭 차이에 의해 발생하는 위상 편차를 보정하기 위해 위상 복원 방안이 필요하다. 널리 사용되고 있는 디지털 Costas 위상 복원 루프는 입력신호의 주파수/위상 복원 성능이 입력 신호의 전력에 따라 달라지므로 별도의 자동 이득조정 (AGC) 루프가 필요하고, 이는 하드웨어 구현시 시스템의 복잡도와 사용 자원을 증가시킨다. 본 논문에서는 입력 전력에 관계없이 일정한 위상 보정 기능을 수행할 수 있으며 타이밍 복원을 위한 AGC를 동시에 제공할 수 있는 위상 보정 및 진폭 보상 방안을 제안하였다. 제안된 방안은 CORDIC 알고리즘을 사용하여 입력 신호의 위상 및 진폭 정보를 분리하여 각각 처리하며 시스템의 복장도 및 사용 자원을 대폭 절감할 수 있으며, C++ 및 Model Sim을 사용한 모의실험을 통해 본 논문에서 제안한 위상 복원 루프의 동작을 검증하였다.

A Ku-Band 5-Bit Phase Shifter Using Compensation Resistors for Reducing the Insertion Loss Variation

  • Chang, Woo-Jin;Lee, Kyung-Ho
    • ETRI Journal
    • /
    • 제25권1호
    • /
    • pp.19-24
    • /
    • 2003
  • This paper describes the performance of a Ku-band 5-bit monolithic phase shifter with metal semiconductor field effect transistor (MESFET) switches and the implementation of a ceramic packaged phase shifter for phase array antennas. Using compensation resistors reduced the insertion loss variation of the phase shifter. Measurement of the 5-bit phase shifter with a monolithic microwave integrated circuit demonstrated a phase error of less than $7.5{\circ}$ root-mean-square (RMS) and an insertion loss variation of less than 0.9 dB RMS for 13 to 15 GHz. For all 32 states of the developed 5-bit phase shifter, the insertion losses were $8.2{\pm}1.4$dB, the input return losses were higher than 7.7 dB, and the output return losses were higher than 6.8 dB for 13 to 15 GHz. The chip size of the 5- bit monolithic phase shifter with a digital circuit for controlling all five bits was 2.35 mm ${\times}$1.65 mm. The packaged phase shifter demonstrated a phase error of less than $11.3{\circ}$ RMS, measured insertion losses of 12.2 ${\pm}$2.2 dB, and an insertion loss variation of 1.0 dB RMS for 13 to 15 GHz. For all 32 states, the input return losses were higher than 5.0 dB and the output return losses were higher than 6.2 dB for 13 to 15 GHz. The size of the packaged phase shifter was 7.20 mm${\times}$ 6.20 mm.

  • PDF