• 전력전자학회논문지
• /
• 제17권6호
• /
• pp.495-499
• /
• 2012

Recently, DC distribution systems become hot issues since DC type loads increase rapidly according to the expansion of IT equipment such as computers, servers, and digital devices; DC type loads will cover 50% for all electricity loads in 2020 which was mere 10% in 2000. DC distribution systems are also accelerated by the expansion of renewable power systems since they are easy to be interfaced with DC grids rather than AC grids. However, removing the fault current in DC grids is comparably difficult since the current in DC grids has non zero-crossing point like in AC grids. Thus, developing dedicated DC circuit breakers for DC grids is necessary to get safety for human and electrical facilities. Magnet arc extinguishing method is proper to small size DC circuit breakers. However, simple Magnet arc extinguishing method is not enough to break inductive fault currents. This paper proposed a novel DC circuit breaker against inductive fault current defined by IEEE C37.14-2004 Standard for Low-Voltage DC Power Circuit Breakers Used in Enclosures. The performance of the proposed DC circuit breaker was verified by an experimental circuit breaker test system built in this research.

• 정보처리학회논문지A
• /
• 제15A권2호
• /
• pp.69-74
• /
• 2008

본 논문은 MOS 전류모드 논리회로 (MOS current-mode logic circuit)의 누설전류를 감소시키기 위해 슬립 트랜지스터 (sleep-transistor) 트랜지스터를 이용하여 저 전력 MOS 전류모드 논리회로를 구현하는 새로운 구조를 제안하였다. 슬립 트랜지스터는 누설전류를 최소화하기 위해 고 문턱전압 PMOS 트랜지스터 (high-threshold voltage PMOS transistor)를 사용하였다. $16\;{\times}\;16$ 비트 병렬 곱셈기를 제안한 구조에 적용하여 제안한 구조의 타당성을 입증하였다. 이 회로는 기존 MOS 전류모드 논리회로 구조에 비해 대기전력소모가 1/50으로 감소하였다. 이 회로는 삼성 $0.35\;{\mu}m$ 표준 CMOS 공정을 이용하여 설계하였으며, HSPICE를 이용하여 검증하였다.

• 전력전자학회논문지
• /
• 제17권4호
• /
• pp.368-376
• /
• 2012

According to developed distributed generators, Solid State Circuit Breaker(SSCB) is essential for high power quality of DC Grid. In this paper, a simple and new structure of DC SSCB with a fast circuit breaker and fault current limiter is proposed. It can help to choice low specification of elements because of the limiting of fault current and achieve economic efficiency for minimizing auxiliary SCRs. Also all of SCRs have little switching loss because they operate under ZVS and ZCS. Through simulations and experiments of short-circuit fault, the performance characteristic of proposed circuit is verified and a guideline is so suggested that the DC SSCB is applied for a different DC grid using formulas.

• 대한전자공학회논문지TE
• /
• 제42권3호
• /
• pp.7-12
• /
• 2005

본 논문에서는 전력선 통신 시스템에서 낮은 임피던스에 의한 에러율의 저하를 개선하기 위하여 제안한 D급 증폭 회로를 사용한 구동 회로를 적용하였다. 전력선 모뎀에 사용되는 전압 구동 회로와 전류 구동 회로를 제작하고, 본 논문에서 제안한 D급 증폭 회로를 이용한 구동 회로와 비교하여 실험을 하였다. 실험 결과 본 논문에서 설계한 구동 회로가 다른 구동 회로보다 급격하게 임피던스 변화하는 전력선 채널에 대하여 성능이 우수함을 보였다.

• 전기학회논문지P
• /
• 제63권1호
• /
• pp.12-18
• /
• 2014

This paper analyzes how to calculate the three phase short circuit current calculation procedures used in the IEC 60909 short circuit. It presented the new procedure of the fault current for the interrupting capacity of the circuit breaker. This procedure is applied to the future power system and calculates the fault current. Power demands are increased because of the growth of the economy for this reason, the fault current of the power system is largely increased and the fault current procedure for the proper interrupting capacity calculation of the existing or the new circuit breaker is essential. How to calculate the three phase short circuit current for ac electrical system and select the high voltage and low voltage circuit breaker based on IEC 60909 standards.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 1995년도 하계학술대회 논문집 B
• /
• pp.623-627
• /
• 1995

This paper describes analysis and optimization of Weil-Dobke synthetic testing circuit parameters, which is efficient and economical test method in high capacity AC circuit breaker. In this paper, analysis of synthetic short-circuit test circuit parameter proposed nondimensional factor that is reciprocal comparison value of circuit parameter and is not related to rated of circuit breaker, in particular, this study induce minimization of required energy of critical TRV generation specified in IEC 56 standards and present optimal design of synthetic short circuit testing facilities.

• 대한전자공학회:학술대회논문집
• /
• 대한전자공학회 1998년도 추계종합학술대회 논문집
• /
• pp.1077-1080
• /
• 1998

In this paper, a simple low-power current-mode CMOS wotage reference circuit is proposed. The reference circuit of enhancement-mode MOS transistors and resistors. Temperature compensation is made by adding a current component proportional to a thermal voltage to a current component proportional to a threshold voltage. The designed circuit has been simulated using a $0.65\mu\textrm{m}$ n-well CMOS process parameters. The simulation results show that the reference circuit has a temperature coefficient less than $7.8ppm/^{\circ}C$ and a power-supply(VDD) coefficient less than 0.079%/V for a temperature range from $-30^{\circ}C$ to $130^{\circ}C$ and a VDD range from 4.0V to 12V. The power consumption is 105㎼ for VDD=5V and $T=30^{\circ}C.$ The proposed reference circuit can be designed to generate a wide range of reference voltages owing to its current-mode operation.

• 한국안전학회지
• /
• 제30권3호
• /
• pp.114-122
• /
• 2015

In a fire hazard analysis (FHA) for nuclear power plant, various electrical circuit analyses are performed in the parts of fire loading analysis, fire modeling analysis, separation criteria analysis, associated circuit analysis, and multiple spurious operation analysis. Thus, electrical circuit analyses are very important areas so that reliability of the analysis results should be assured. This study is to establish essential electrical elements for each analysis for verification of the reliability of the electrical circuit analyses in the fire hazard analysis for nuclear power plants. Applying the results derived by the study to domestic nuclear power plants, it is expected to determine the adequacy of the fire hazard analysis report and contribute to the reliability of the fire hazard analysis of those plants.

• 한국조명전기설비학회:학술대회논문집
• /
• 한국조명전기설비학회 2005년도 춘계학술대회논문집
• /
• pp.106-110
• /
• 2005

In this paper, LED traffic signal lamp's operating circuit using Flyback converter and PFC IC has been presented. Most power conversion circuits use PFC IC for Power Factor Correction. The design parameter's value of Flyback converter has been proposed and the error amplifier which regulates the output voltage has been designed Besides, the under voltage protection circuit and the over voltage protection circuit for protecting the operating circuit kin unbalance of common electric power source and the temperature compensation circuit for fixed optical output power have been proposed.

• Journal of Advanced Marine Engineering and Technology
• /
• 제21권2호
• /
• pp.178-185
• /
• 1997

According to the wide - spread use of rectifier in electronic equipments, such problems as electronic components failures or equipment disorders have been occurred due to current harmonics. To overcome these problems, power factor correction circuits employing boost converter have been used. The high switching stress of boost converter can be reduced by snubber circuit. Recently, research activities in snubber circuits have been directed to energy recovery snubber for improving the efficiency of power converter. In this study, a new passive snubber circuit which can recover trapped snubber energy without added control is proposed for boost converter. The control of boost converter with proposed snubber is the same as the conventional one. In addition, the energy recovery circuit can be implemented with a few passive components. The circuit operation is confirmed through simulation.