• 전기의세계
• /
• v.26 no.6
• /
• pp.41-47
• /
• 1977

The paper deals with the fundamental specification for the physical implementation of interface circuit, which will play an important role in information and signal trammission between computer and controlled system, and also we have proved that the digital contoller will be able to improve the data handling of interface circuit.

• Transactions of the Korean Society for Noise and Vibration Engineering
• /
• v.14 no.6
• /
• pp.455-462
• /
• 2004

This paper is concerned with the implementation of the active vibration suppression controller using analog circuit and microprocessor. The target active vibration controller is the positive position feedback(PPF) controller since it provides a simple algorithm suitable for both analog circuit and digital controllers. In this study, the analog PPF controller is realized using an operational amplifier and the digital PPF controller is realized using a low-cost micro-controller. The circuit diagrams are explained in detail. We then discuss the advantages and disadvantages of both methods from the view of practical implementation. Experimental results show that both implementation methods can be effectively used for the active vibration control but need to be chosen based on the mission objective.

• Journal of Korea Society of Digital Industry and Information Management
• /
• v.8 no.1
• /
• pp.41-46
• /
• 2012

In this paper, An efficient circuit design algorithm considering constraint is proposed. The proposed algorithm sets up in time constraint and area constraint, power consumption constraint for a circuit implementation. First, scheduling process for time constraint. Select the FU(Function Unit) which is satisfied with time constraint among the high level synthesis results. Analyze area and power consumption of selected FUs. Constraint set for area and power constraint. Device selection to see to setting condition. Optimization circuit implementation in selected device. The proposed algorithm compared with [7] and [8] algorithm. Therefore the proposed algorithm is proved an efficient algorithm for optimization circuit implementation.

• Journal of the Korean Institute of Telematics and Electronics B
• /
• v.29B no.10
• /
• pp.10-18
• /
• 1992

This paper considers and implementation of the memory system which provides simultaneous access to pq image points of block(p$\times$q), horizontal vector(1$\times$pq)and/vertical vector(pq$\times$1) in 2-dimension image array, where p and q are design parameters. This memory system consists of an address calculation circuit, address routing circuit, data routing circuit, module selection circuit and m memory modules where m>qp. The address calculation circuit computes pq addresses in parallel by using the difference of addresses among image points. Extra module assignment circuit is not used by improving module selection circuit with routhing circuit. By using Verilog-XL logic simulator, we verify the correctness of the memory system and estimate the performance. The implemented system provides simultaneous access to 16 image points and is 6 times faster than conventional memory system.

• Journal of Practical Engineering Education
• /
• v.8 no.2
• /
• pp.95-101
• /
• 2016

In this paper, we introduce an implementation method of switch-based LED (Light Emitting Diode) Art logic circuits to help understanding the operation principle of digital logic circuits. Digital logic circuit practice using bread board is widely practiced in colleges or high schools in South Korea. However, actual digital logic circuit practice lacks examples of basic implementation, and as results of this problem, study with more complicated examples disturbs understanding the basic operation principle of digital logic circuits. Therefore, we proposed and tested an implementation method of switch-based LED Art logic circuits to help understanding the necessity of digital logic circuits which control signals of multiple output devices simultaneously.

• The Journal of the Korea institute of electronic communication sciences
• /
• v.5 no.2
• /
• pp.158-163
• /
• 2010

In this paper, we implemened the simplified Chua's circuit which is replace L to C by real hardware implementation. Because L element has a difficult problem to make a real hardware, L has a saturation characteristic and we also compare with previous Chua's circuit as the result of chaostic attractors creation.

• Proceedings of the KSR Conference
• /
• 2000.11a
• /
• pp.602-609
• /
• 2000

This study is concerned with analysis and reliability evaluation of LV circuit in Cab Cubicle system which controls train to keep safety in High Speed Train. LV circuit is operated with diagnosis system as safety system. In this paper, we suggest a design and an implementation method to analyze LV circuit or trace fault area in LV circuit. This simulator uses 28 package modules and examines input and output by equations. So, user can trace where is fault area. The implemented system can be expected to be useful for long term test and evaluation of circuit in high speed train systems. We expect reduction to diagnosis area or repair time by this simulator.

• Proceedings of the Korean Institute of Information and Commucation Sciences Conference
• /
• 1999.11a
• /
• pp.278-281
• /
• 1999

In this paper, Squential circuit was implemented by decision diagram that can analyze and test large amount of functions easily. First of all, Memery device of multiple valued squential circuit was used D F/F, implemented with CMOS current mode. The opreation property of this circuit involved by PSPICE simulation. The result of Decision Diagram sequential circuit is simple and regular for selecting wire routing and posesses the property of analyze, testing. so it suitable for VLSI implementation.

• Proceedings of the KSR Conference
• /
• 2000.05a
• /
• pp.188-194
• /
• 2000

This study is about fault detection and fault area detection of LV circuit in Cab Cubicle system which have control of train to keep safety in High Speed Train. LV circuit is operated with diagnosis system like safety system. In this paper, we suggest a design and an implementation method to detect fault or to detect fault area automatically about LV circuit. The implemented system is tested successfully after implementation of some function. We expect reduction to diagnosis area or repair time by fault area module

• Proceedings of the KIPE Conference
• /
• 2017.07a
• /
• pp.138-139
• /
• 2017

This paper describes the design and implementation of a trigger circuit which can be series connected with main pulse circuit for a xenon flash lamp driver. For generating high voltage, the trigger circuit is designed as an inductive energy storage pulsed power modulator with 2 state step-up circuit consisting of a boost converter and a flyback circuit. In order to guarantee pulse width, a resonant capacitor on the output side of the flyback circuit is designed. This capacitor limits the output voltage to protect the flyback switch. In addition, to protect another power supply of xenon flash lamp driver from trigger pulse, the high voltage transformer which can carry the full current of main pulse is designed. To verify the proposed design, the trigger circuit is developed with the specification of maximum 23 kV, 0.6 J/pulse output and tested with a xenon flash lamp driver consisting of a main pulse circuit and a simmer circuit.