• 제목/요약/키워드: chip-in-substrate

검색결과 321건 처리시간 0.023초

실리콘-화합물 융합 반도체 소자 기술동향 (Technical Trend of Fusion Semiconductor Devices Composed of Silicon and Compound Materials)

  • 이상흥;장성재;임종원;백용순
    • 전자통신동향분석
    • /
    • 제32권6호
    • /
    • pp.8-16
    • /
    • 2017
  • In this paper, we review studies attempting to triumph over the limitation of Si-based semiconductor technologies through a heterogeneous integration of high mobility compound semiconductors on a Si substrate, and the co-integration of electronic and/or optical devices. Many studies have been conducted on the heterogeneous integration of various materials to overcome the Si semiconductor performance and obtain multi-purpose functional devices. On the other hand, many research groups have invented device fusion technologies of electrical and optical devices on a Si substrate. They have co-integrated Si-based CMOS and InGaAs-based optical devices, and Ge-based electrical and optical devices. In addition, chip and wafer bonding techniques through TSV and TOV have been introduced for the co-integration of electrical and optical devices. Such intensive studies will continue to overcome the device-scaling limitation and short-channel effects of a MOS transistor that Si devices have faced using a heterogeneous integration of Si and a high mobility compound semiconductor on the same chip and/or wafer.

K-Band용 SEmi-MMIC Hair-pin 공진발진기 (A Semi-MMIC Hair-pin Resonator Oscillator for K-Band Application)

  • 이현태
    • 한국통신학회논문지
    • /
    • 제25권9B호
    • /
    • pp.1635-1640
    • /
    • 2000
  • 본 논문에서는 기본파를 억제시키고 2차 고조파가 주 발진신호로 동작되는 18GHz 대역의 push-push 발진기를 semi-MMIC 형태로 설계 및 제작하였다. 마이크로스트립 선로를 포함하는 passive component는 semi-insulating GaAs 기판위에 MMIC 공정을 이용하여 구현하고, Chip 형태의 P-HEMT, 저항, 캐패시터를 Au wire-bonding에의해 연결하였으며, via-hole 대신 접지면을 회로 주변에 구성하여, back-side와 wire-bonding하였다. 실험 결과 -10.5 dBm의 출력 전력 특성을 얻었으며, 기본 주파수 억압은 -17.3 dBc/Hz의 특성을 보였다. 위상 잡음은 100kHz offset에서 -97.7 dBc/Hz를 얻었다.

  • PDF

FE-SEM Image Analysis of Junction Interface of Cu Direct Bonding for Semiconductor 3D Chip Stacking

  • Byun, Jaeduk;Hyun, June Won
    • 한국표면공학회지
    • /
    • 제54권5호
    • /
    • pp.207-212
    • /
    • 2021
  • The mechanical and electrical characteristics can be improved in 3D stacked IC technology which can accomplish the ultra-high integration by stacking more semiconductor chips within the limited package area through the Cu direct bonding method minimizing the performance degradation to the bonding surface to the inorganic compound or the oxide film etc. The surface was treated in a ultrasonic washer using a diamond abrasive to remove other component substances from the prepared cast plate substrate surface. FE-SEM was used to analyze the bonding characteristics of the bonded copper substrates, and the cross section of the bonded Cu conjugates at the sintering junction temperature of 100 ℃, 150 ℃, 200 ℃, 350 ℃ and the pressure of 2303 N/cm2 and 3087 N/cm2. At 2303 N/cm2, the good bonding of copper substrate was confirmed at 350 ℃, and at the increased pressure of 3087 N/cm2, the bonding condition of Cu was confirmed at low temperature junction temperature of 200 ℃. However, the recrystallization of Cu particles was observed due to increased pressure of 3087 N/cm2 and diffusion of Cu atoms at high temperature of 350 ℃, which can lead to degradation in semiconductor manufacturing.

PCB 기판을 이용한 RF용 SAW 필터 개발 (Development of the RF SAW filters based on PCB substrate)

  • 이영진;임종인
    • 대한전자공학회논문지SD
    • /
    • 제43권11호
    • /
    • pp.8-13
    • /
    • 2006
  • 최근 RF용 탄성표면파 필터는 HTCC 패키지를 이용한 칩스케일 패키지 공법으로 제작되고 있다. 본 연구에서는 HTCC 패키지를 이용하는 대신에 BT 레진 계열의 PCB 기판을 이용하여 $1.4{\times}1.1$$2.0{\times}1.4mm$ 규격을 가지는 새로운 SAW RF 필터를 개발하였다. 본 기술을 적용하여 기존대비 약 40% 이상의 재료비 절감효과를 얻을 수 있다. 다층 PCB 기판과 $LiTaO_3$ 탄성표면파 기간간의 플립 본딩 조건을 최적화하였고, 적절한 PCB 재료선정을 통하여 PCB 기판 및 에폭시 라미네이팅 필름간의 열팽창계수 차이로 인해 발생하는 응력을 최소화시켰다. 이렇게 개발된 탄성표면파 필터는 기존의 제품에 비해 신뢰성 및 전기적 특성면에서 향상된 특성을 보였다.

A 77GHz MMIC Transceiver Module for Automotive Forward-Looking Radar Sensor

  • 강동민;홍주영;심재엽;윤형섭;이경호
    • 대한전자공학회:학술대회논문집
    • /
    • 대한전자공학회 2006년도 하계종합학술대회
    • /
    • pp.609-610
    • /
    • 2006
  • A 77GHz MMIC transceiver module consisting of a power amplifier, a low noise amplifier, a drive amplifier, a frequency doubler and a down-mixer has been developed for automotive forward-looking radar sensor. The MMIC chip set was fabricated using $0.15{\mu}m$ gate-length InGaAs/InAlAs/GaAs mHEMT process based on 4-inch substrate. The power amplifier demonstrated a measured small signal gain of over 20dB from $76{\sim}77GHz$ with 15.5dBm output power. The chip size is $2mm{\times}2mm$. The low noise amplifier achieved a gain of 20dB in a band between $76{\sim}77\;GHz$ with an output power of 10dBm. The chip size is $2.2mm{\times}2mm$. The driver amplifier exhibited a gain of 23dB over a $76{\sim}77\;GHz$ band with an output power of 13dBm. The chip size is $2.1mm{\times}2mm$. The frequency doubler achieved an output power of -16dBm at 76.5GHz with a conversion gain of -16dB for an input power of 10dBm and a 38.25GHz input frequency. The chip size is $1.2mm{\times}1.2mm$. The down-mixer demonstrated a measured conversion gain of over -9dB. The chip size is $1.3mm{\times}1.9mm$. The transceiver module achieved an output power of 10dBm in a band between $76{\sim}77GHz$ with a receiver P1dB of -28dBm. The module size is $8{\times}9.5{\times}2.4mm^3$. This MMIC transceiver module is suitable for the 77GHz automotive radar systems and related applications in W-band.

  • PDF

적층 PTC 써미스터의 전기적 특성에 대한 재산화의 영향 (Effect of Re-oxidation on the Electrical Properties of Mutilayered PTC Thermistors)

  • 전명표
    • 한국전기전자재료학회논문지
    • /
    • 제26권2호
    • /
    • pp.98-103
    • /
    • 2013
  • The alumina substrates that Ni electrode was printed on and the multi-layered PTCR thermistors of which composition is $(Ba_{0.998}Ce_{0.002})TiO_3+0.001MnCO_3+0.05BN$ were fabricated by a thick film process, and the effect of re-oxidation temperature on their resistivities and resistance jumps were investigated, respectively. Ni electroded alumina substrate and the multi-layered PTC thermistor were sintered at $1150^{\circ}C$ for 2 h under $PO_2=10^{-6}$ Pa and then re-oxidized at $600{\sim}850^{\circ}C$ for 20 min. With increasing the re-oxidation temperature, the room temperature resistivity increased and the resistance jump ($LogR_{290}/R_{25}$) decreased, which seems to be related to the oxidation of Ni electrode. The small sized chip PTC thermistor such as 2012 and 3216 exhibits a nonlinear and rectifying behavior in I-V curve but the large sized chip PTC thermistor such as 4532 and 6532 shows a linear and ohmic behavior. Also, the small sized chip PTC thermistor such as 2012 and 3216 is more dependent on the re-oxidation temperature and easy to be oxidized in comparison with the large sized chip PTC thermistor such as 4532 and 6532. So, the re-oxidation conditions of chip PTC thermistor may be determined by considering the chip size.

A Study on the Electrical Characteristics of Different Wire Materials

  • Jeong, Chi-Hyeon;Ahn, Billy;Ray, Coronado;Kai, Liu;Hlaing, Ma Phoo Pwint;Park, Susan;Kim, Gwang
    • 마이크로전자및패키징학회지
    • /
    • 제20권4호
    • /
    • pp.47-52
    • /
    • 2013
  • Gold wire has long been used as a proven method of connecting a silicon die to a substrate in wide variety of package types, delivering high yield and productivity. However, with the high price of gold, the semiconductor packaging industry has been implementing an alternate wire material. These materials may include silver (Ag) or copper (Cu) alloys as an alternative to save material cost and maintain electrical performance. This paper will analyze and compare the electrical characteristics of several wire types. For the study, typical 0.6 mil, 0.8 mil and 1.0 mil diameter wires were selected from various alloy types (2N gold, Palladium (Pd) coated/doped copper, 88% and 96% silver) as well as respective pure metallic wires for comparison. Each wire model was validated by comparing it to electromagnetic simulation results and measurement data. Measurements from the implemented test boards were done using a vector network analyzer (VNA) and probe station setup. The test board layout consisted of three parts: 1. Analysis of the diameter, length and material characteristic of each wire; 2. Comparison between a microstrip line and the wire to microstrip line transition; and 3. Analysis of the wire's cross-talk. These areas will be discussed in detail along with all the extracted results from each type the wire.

Biochemical Reactions on a Microfluidic Chip Based on a Precise Fluidic Handling Method at the Nanoliter Scale

  • Lee, Chang-Soo;Lee, Sang-Ho;Kim, Yun-Gon;Choi, Chang-Hyoung;Kim, Yong-Kweon;Kim, Byung-Gee
    • Biotechnology and Bioprocess Engineering:BBE
    • /
    • 제11권2호
    • /
    • pp.146-153
    • /
    • 2006
  • A passive microfluidic delivery system using hydrophobic valving and pneumatic control was devised for microfluidic handling on a chip. The microfluidic metering, cutting, transport, and merging of two liquids on the chip were correctly performed. The error range of the accuracy of microfluid metering was below 4% on a 20 nL scale, which showed that microfluid was easily manipulated with the desired volume on a chip. For a study of the feasibility of biochemical reactions on the chip, a single enzymatic reaction, such as ${\beta}-galactosidase$ reaction, was performed. The detection limit of the substrate, i.e. fluorescein $di-{\beta}-galactopyranoside$ (FDG) of the ${\beta}-galactosidase$ (6.7 fM), was about 76 pM. Additionally, multiple biochemical reactions such as in vitro protein synthesis of enhanced green fluorescence protein (EGFP) were successfully demonstrated at the nanoliter scale, which suggests that our microfluidic chip can be applied not only to miniaturization of various biochemical reactions, but also to development of the microfluidic biochemical reaction system requiring a precise nano-scale control.

DRAM 메모리 모듈 제작에서 MCM-L 구조에 의한 설계 (The Design of DRAM Memory Modules in the Fabrication by the MCM-L Technique)

  • 지용;박태병
    • 전자공학회논문지A
    • /
    • 제32A권5호
    • /
    • pp.737-748
    • /
    • 1995
  • In this paper, we studyed the variables in the design of multichip memory modules with 4M$\times$1bit DRAM chips to construct high capacity and high speed memory modules. The configuration of the module was 8 bit, 16 bit, and 32 bit DRAM modules with employing 0.6 W, 70 nsec 4M$\times$1 bit DRAM chips. We optimized routing area and wiring density by performing the routing experiment with the variables of the chip allocation, module I/O terminal, the number of wiring, and the number of mounting side of the chips. The multichip module was designed to be able to accept MCM-L techiques and low cost PCB materials. The module routing experiment showed that it was an efficient way to align chip I/O terminals and module I/O terminals in parallel when mounting bare chips, and in perpendicular when mounting packaged chips, to set module I/O terminals in two sides, to use double sided substrates, and to allocate chips in a row. The efficient number of wiring layer was 4 layers when designing single sided bare chip mounting modules and 6 layers when constructing double sided bare chip mounting modules whereas the number of wiring layer was 3 layers when using single sided packaged chip mounting substrates and 5 layers when constructing double sided packaged chip mounting substrates. The most efficient configuration was to mount bare chips on doubled substrates and also to increase the number of mounting chips. The fabrication of memory multichip module showed that the modules with bare chips can be reduced to a half in volume and one third in weight comparing to the module with packaged chips. The signal propagation delay time on module substrate was reduced to 0.5-1 nsec.

  • PDF

전자부품용 에폭시 접착제의 계면 파괴 거동 연구 (Interfacial Fracture Behavior of Epoxy Adhesives for Electronic Components)

  • 강병언
    • 한국산학기술학회논문지
    • /
    • 제12권3호
    • /
    • pp.1479-1487
    • /
    • 2011
  • 모바일 IT기기 등의 전자부품 분야에서 다기능, 고용량 메모리를 가능하게 하는 패키지의 중요성이 점차 증대되고 있다. 이러한 목적으로 여러개의 칩을 하나의 패키지에 실장하여 다기능, 고용량을 구현하는 Multi Chip Package(MCP)가 활용되고 있다. 이러한 MCP에서 칩과 칩간 접합 혹은 칩과 지지부재(substrate)간 접합을 구현하기위해 에폭시계 필름형 접착제가 사용되고 있다. 에폭시, 아민, 머캡탄, 아이소시아네이트 등의 유기 반응기를 가진 실란커플링제를 적용하여 에폭시계 필름형 접착제에 대한 점착성과 신뢰성을 확인하였다. 결과로부터 에폭시계 반응기를 가진 실란커플링제를 적용한 시료의 점착성과 필특성이 가장 뛰어났으며, 내습 테스트에서 계면파괴가 억제되어 가장 좋은 신뢰성을 나타내었다.