• 제목/요약/키워드: chip processing

검색결과 808건 처리시간 0.023초

강제 동기식 4생체 4채널 광펠레미트리시스템 구현 (Implementation of four-subject four-channel optical telemetry system with enforced synchronization)

  • 박종대;손진우;서희돈
    • 전자공학회논문지D
    • /
    • 제35D권7호
    • /
    • pp.40-47
    • /
    • 1998
  • This paper presents the physiological signal processing CMOS one chip for transmitting human bodys small electrical signals such as electrocardiogram(EKG) or electromyogram(EMG) and the external system for receiving signals was implemented by the commercial ICs. For simultaneous four-subject four-channel telemetry, a new enfored synchronization techniqeu using infrared bi-directional communication has been proposed. The telemeter IC with the size of 5.1*5.1mm$^{2}$ has the following functions: receiving of command signal, initialization of internal state of all functional blocks, decoding of subject-selection signal, time multiplexing of 4-channel modulated physiological signals, transmitting of telemetry signal to external system and auto power down control. The newly designed synchronized oscillator with low supply voltage dependence in the telemeter IC operates at a supply voltage from 4.6~6.0V and the nonlinearity error of PIM modulator was less than 1.2%F.S(full scale). The power saving block operates at the period of 2.5ms even if the telemetry IC does not receive command signal from external system for a constant time.

  • PDF

모바일 컴퓨팅 플랫폼을 이용한 SDR 기반 MOBILE WIMAX 수신기 구현 (Implementation of Mobile WiMAX Receiver using Mobile Computing Platform for SDR System)

  • 김한택;안치영;김준;최승원
    • 디지털산업정보학회논문지
    • /
    • 제8권1호
    • /
    • pp.117-123
    • /
    • 2012
  • This paper implements mobile Worldwide Interoperability for Microwave Access (WiMAX) receiver using Software Defined Radio (SDR) technology. SDR system is difficult to implement on the mobile handset because of restrictions that are computing power and under space constraints. The implemented receiver processes mobile WiMAX software modem on Open Multimedia Application Platform (OMAP) System on Chip (SoC) and Field Programmable Gate Array (FPGA). OMAP SoC is composed of ARM processor and Digital Signal Processor (DSP). ARM processor supports Single Instruction Multiple Data (SIMD) instruction which could operate on a vector of data with a single instruction and DSP is powerful image and video accelerators. For this reason, we suggest the possibility of SDR technology in the mobile handset. In order to verify the performance of the mobile WiMAX receiver, we measure the software modem runtime respectively. The experimental results show that the proposed receiver is able to do real-time signal processing.

임상진단을 위한 근신호 분리의 속도 개선 (Speed improvement of EMG signal decomposition for clinical diagnosis)

  • 김규학;김종원;김근섭;조일준;이진;김성환
    • 제어로봇시스템학회:학술대회논문집
    • /
    • 제어로봇시스템학회 1990년도 한국자동제어학술회의논문집(국내학술편); KOEX, Seoul; 26-27 Oct. 1990
    • /
    • pp.559-563
    • /
    • 1990
  • A new speed improvement method for quantitative superimposed EMG signal analysis to diagnose the neuromuscular dysfunction is described. The improvement is achieved through the use of efficient software and hardware signal processing techniques. The software approch is composed of the MANDF filter and HRWA algorithm which provides the optimal set and time delays of-selected templates. The hardware employs a TMS32OC25 DSP chip to execute the intensive calculation part. The purposed method is verified through a simulation with real templates which are obtained from needle EMG. As a results, the proposed method provides an overall speed improvement of 32-40 times.

  • PDF

워터마킹을 내장한 웨이블릿기반 영상압축 코덱의 FPGA 구현 (FPGA Implementation of Wavelet-based Image Compression CODEC with Watermarking)

  • 서영호;최순영;김동욱
    • 대한전자공학회:학술대회논문집
    • /
    • 대한전자공학회 2003년도 하계종합학술대회 논문집 Ⅳ
    • /
    • pp.1787-1790
    • /
    • 2003
  • In this paper. we proposed a hardware(H/W) structure which can compress the video and embed the watermark in real time operation and implemented it into a FPGA platform using VHDL(VHSIC Hardware Description Language). All the image processing element to process both compression and reconstruction in a FPGA were considered each of them was mapped into H/W with the efficient structure for FPGA. The global operations of the designed H/W consists of the image compression with the watermarking and the reconstruction, and the watermarking operation is concurrently operated with the image compression. The implemented H/W used the 59%(12943) LAB(Logic Array Block) and 9%(28352) ESB(Embedded System Block) in the APEX20KC EP20K600CB652-7 FPGA chip of ALTERA, and stably operated in the 70㎒ clock frequency over. So we verified the real time operation, 60 fields/sec(30 frames/sec).

  • PDF

반도체/LCD PR 제거용 EC의 재이용 기술에 관한 연구 (A Study on Recycling Technology of EC for Semiconductor and LCD PR Stripping Process)

  • 문세호;채상훈
    • 대한전자공학회논문지SD
    • /
    • 제46권10호
    • /
    • pp.25-30
    • /
    • 2009
  • 오존을 이용하여 PR 박리에 사용된 에틸렌 카보네이트계 박리 세정제를 재이용할 수 있는 기술에 대하여 연구함으로써 향후 고성능-저가격의 반도체, LCD 제조에서의 PR 박리 및 세정 공정에 적용할 수 있는 핵심 공정기술을 확보하였다. 이 기술을 적용하면 반도체 웨이퍼 및 LCD 평판의 PR 박리 세정을 보다 빠르고 저렴한 비용으로 수행할 수 있으므로 반도체 및 LCD 제작공정의 생산성을 향상시킬 수 있다.

Tutorial: Design and Optimization of Power Delivery Networks

  • Lee, Woojoo
    • IEIE Transactions on Smart Processing and Computing
    • /
    • 제5권5호
    • /
    • pp.349-357
    • /
    • 2016
  • The era of the Internet of Things (IoT) is upon us. In this era, minimizing power consumption becomes a primary concern for system-on-chip designers. While traditional power minimization and dynamic power management (DPM) techniques have been heavily explored to improve the power efficiency of devices inside very large-scale integration (VLSI) platforms, there is one critical factor that is often overlooked, which is the power conversion efficiency of a power delivery network (PDN). This paper is a tutorial that focuses on the power conversion efficiency of the PDN, and introduces novel methods to improve it. Circuit-, architecture-, and system-level approaches are presented to optimize PDN designs, while case studies for three different VSLI platforms validate the efficacy of the introduced approaches.

Feedback 제어를 통한 고체 레이저의 출력특성 안정화에 관한 연구 (A study of stable output of solid-state laser through feedback control)

  • 송금영;곽수영;홍정환;노기경;김휘영;강욱;김희재
    • 대한전기학회:학술대회논문집
    • /
    • 대한전기학회 2002년도 하계학술대회 논문집 C
    • /
    • pp.1853-1855
    • /
    • 2002
  • A pulsed Nd:YAG laser is used widely in many applications such as materials processing, communications, military and medical instruments. It is important to control the laser energy in those fields with using a pulsed Nd:YAG laser. In this paper, constant-frequency current resonant half-bridge inverter and feedback control circuit are used to have output stable. This laser power supply is designed and fabri which was isolated. Also, this study is used an one-chip microprocessor, SCR, current transform A stable output of this Nd:YAG laser system investigated. The tested results are described.

  • PDF

FTC방식을 적용한 Nd:YAG 레이저의 펄스 발생 기술에 관한 연구 (A study on the Pulse generation technology of Nd :YAG laser adopting a FTC method)

  • 홍정환;김규;송금영;김희제;강욱;김휘영
    • 대한전기학회:학술대회논문집
    • /
    • 대한전기학회 2002년도 하계학술대회 논문집 C
    • /
    • pp.1807-1809
    • /
    • 2002
  • In this study, asolid-state laser system adopting a firing time control(FTC) method in which three flashlamps are turned on consecutively was designed and fabricated to examine the pulse width and the pulse shape of the laser beams depending upon the changes in the lamp turn-on time. That is, this study shows a technology that makes it possible to make various pulse shapes by turning on three flashlamps consecutively on a real-time basis with the aid of a PIC one-chip microprocessor With this technique, the lamp turn-on delay time can be varied more diversely from 0 to 10 ms and the real-time control is possible with an external keyboard enabling various pulse shapes. In addition longer pulses can be more widely used for industrial processing and lots of medical purposes.

  • PDF

Utilization of Korean Maizes in Prodction of Alkaline Processed Snack Foods

  • Lee, Jae-Kwon
    • Preventive Nutrition and Food Science
    • /
    • 제2권1호
    • /
    • pp.11-16
    • /
    • 1997
  • Alkaline cooking and processing properties of domestic maize were evaluated by comparing to those of imported control maize(Asgrow 404). Domestric maize varieties were hydrated more rapidly and had lower dry matter losses during alkaline cooking than control maize due to softer endosperm texture and incomplete removal of pericarps. Domestic maize varieties produced masas with proper handling properties when nixtamals had 50~52% moisture. However, masas produced from domestic maizes were puffed dur-ing baking and frying process due to the release of more free starch granules in the masa than control masa. Tortilla chips prepared from domestic maizes absorbed more oil during frying and had slightly higher water content with darker color than tortilla chips prepared from control maize. Among the domestic maize hybrids, KS42/Fla2BT113 had more acceptable kernel characteristics of tortilla chips than other varieties.

  • PDF

영상 처리 기법을 이용한 TCP, COF의 불량 검출 (Defects Detection of TCP, COF Using Image Processing)

  • 문희정;전명근;박진일
    • 한국지능시스템학회:학술대회논문집
    • /
    • 한국지능시스템학회 2008년도 춘계학술대회 학술발표회 논문집
    • /
    • pp.174-175
    • /
    • 2008
  • 본 논문에서는 반도체 패키징 기술의 일종인 TCP, COF의 제품 결함을 영상 처리를 이용하여 검출하는 알고리즘을 제시하고, 신뢰성을 확보 후 실제 검사 공정에 적용하는 방법론을 제시한다. 제안된 방법으로는 TCP, COF의 양품 패턴을 기준 영상으로 취득하고, 제품의 생산 과정에서 라인 스캔 카메라를 이용한 실시간 제품 영상을 취득한 후, 그레이 레벨 영상으로 변환하고, 노이즈를 제거하기 위한 다양한 필터를 적용한다. 그리고 기준 영상과 비교하기 위한 이진화와 라벨링을 통해 제품의 불량을 검출하여, 사용자에게 시각적으로 표현해 주게 된다. 마지막으로 TCP, COF의 다양한 불량 항목 중에서 10여 가지의 불량패턴을 대상으로 제안된 방법의 타당성을 검증하였다.

  • PDF