• Journal of the Korea Convergence Society
• /
• v.13 no.1
• /
• pp.161-166
• /
• 2022

HIF-2α is a transcription factor activated mainly in hypoxic condition known to play crucial roles in a wide variety of pathophysiological events including cancer, metabolic syndrome, arthritis etc. In this context, a number of N'-aryl isonicotinolyhydrazides, in which known pharmacophores are included, have been selected from commercial chemical library and tested for the inhibitory activities targeting HIF-2α in cultured HTB94 cell. HRE-luciferase and HIF-2α were introduced into the cell by transfection and adenoviri infection, respectively and the reporter gene assay discovered the potency of 2-hydroxy-1-naphthyl structure. Accordingly, the scaffold has been adjusted based on this structure and subjected to anti-HIF-2α activity test, identifying 2 compounds as HIF-2α inhibitors. The activities were confirmed by false positive test. This study has been performed via the convergence of biology and chemistry and the results may be useful for discovering novel inhibitors and HIF-2α biology studies, and contribute to the development of therapeutic agents.

• ETRI Journal
• /
• v.27 no.5
• /
• pp.557-562
• /
• 2005

Low-density parity-check (LDPC) codes have recently emerged due to their excellent performance. However, the parity check (H) matrices of the previous works are not adequate for hardware implementation of encoders or decoders. This paper proposes a hybrid parity check matrix which is efficient in hardware implementation of both decoders and encoders. The hybrid H-matrices are constructed so that both the semi-random technique and the partly parallel structure can be applied to design encoders and decoders. Using the proposed methods, the implementation of encoders can become practical while keeping the hardware complexity of the partly parallel decoder structures. An encoder and a decoder are designed using Verilog-HDL and are synthesized using a $0.35 {\mu}m$ CMOS standard cell library.

• Proceedings of the KIEE Conference
• /
• 1995.07c
• /
• pp.1120-1122
• /
• 1995

This paper presents a 2-stage, simple, power-efficient 3V CMOS operational amplifier and its equation based design optimization. Because of its simple structure, it is very suitable as a VLSI library cell in analog/digital mixed-mode systems. The op-amp, which contains a constant-$g_m$ rail-to-rail input stage and a simple feedforward class-AB rail-to-rail output stage, is analyzed and the results are presented in the form of design equations and procedures, which provide an insight into the trade-offs among performance requirements. The results of SPICE simulations are shown to agree very welt with the use of design equations.

• Proceedings of the IEEK Conference
• /
• 2002.07a
• /
• pp.361-364
• /
• 2002

Shortest path problem belongs to the combinatorial optimization problem and plays an important role in the field of computer aided design. It can either be directly applied as in the case of routing or serves as a important subroutine in more complex problems. In this paper, a systolic array for the SSSP(single-source shortest path problem) was derived. The array was modeled and simulated in RTL level using VHDL, then synthesized to a schematic and finally implemented to a layout using the cell library based on 0.35 $\mu\textrm{m}$ CMOS 1-poly 4-metal CMOS technology.

• Proceedings of the IEEK Conference
• /
• 2000.06b
• /
• pp.177-180
• /
• 2000

This paper proposes the optimized hardware architecture for a high performance image downscaler The proposed downscaler uses non-linear digital filters for horizontal and vertical scalings. In order to achieve the optimization, the filters are implemented with multiplexer-adder type scheme and all the filter coefficients are selected on the order of two's power. The performance of the scaler is also verified by comparing with a pixel drop downscaler. The proposed scaler is designed by using the VHDL and implemented by using the IDEC-C632 0.65$\mu\textrm{m}$ cell library.

• Proceedings of the IEEK Conference
• /
• 2000.06b
• /
• pp.226-229
• /
• 2000

In this paper, we describe implementation of 32-Bit RISC Core for portable communication/information equipment, such as cellular telephones and personal digital assistants, notebook, etc. The RISC core implements the ARM$\^$R/V4 instruction set on the basis of low power techniques in architecture level and logic level. It operates with 5-stage pipeline, and has harvard architecture to increase execution speed. The processor is modeled and simulated in RTL level using VHDL. Behavioral Cache and MMU are added to the VHDL model for instruction level verification of the processor. The core is implemented using Mentor P'||'&'||'R tools with IDEC C-631 Cell library of 0.6$\mu\textrm{m}$ CMOS 1-poly 3-metal CMOS technology.

• Proceedings of the IEEK Conference
• /
• 2000.06b
• /
• pp.238-241
• /
• 2000

This paper describes an equalizer using the DFE (Decision Feedback Equalizer) structure, CMA. (Constant Modulus Algorithm) and LMS (Least Mean Square) algorithms. We employ high speed multipliers, square logics and many CSAs (Carry Save Adder) for high speed operations. We have developed floating-point models and fixed-point models using the COSSAP$\^$TM/ CAD tool and developed VHDL models. We have peformed logic synthesis using the SYNOPSYS$\^$TM/ CAD tool and the SAMSUNG 0.5 $\mu\textrm{m}$ standard cell library (STD80). The total number of gates is about 130,000.

• JSTS:Journal of Semiconductor Technology and Science
• /
• v.9 no.4
• /
• pp.187-191
• /
• 2009

This paper proposes a high-performance architecture of the H.264 intra prediction circuit. The proposed architecture uses the 4-input and 2-input common computation units and common registers for fast and efficient prediction operations. It avoids excessive power consumption by the efficient control of the external and internal memories. The implemented circuit based on the proposed architecture can process more than 60 HD ($1,920{\times}1,088$) image frames per second at the maximum operating frequency of 101 MHz by using 130 nm standard cell library.

• JSTS:Journal of Semiconductor Technology and Science
• /
• v.12 no.2
• /
• pp.162-167
• /
• 2012

This paper describes the design of a high-performance unified SVM classifier circuit. The proposed circuit supports both linear and non-linear SVM classifications. In order to ensure efficient classification, a 48x96 or 64x64 sliding window with 20 window strides is used. We reduced the circuit size by sharing most of the resources required for both types of classification. We described the proposed unified SVM classifier circuit using the Verilog HDL and synthesized the gate-level circuit using 65nm standard cell library. The synthesized circuit consists of 661,261 gates, operates at the maximum operating frequency of 152 MHz and processes up to 33.8 640x480 image frames per second.

• Proceedings of the Korean Society of Sericultural Science Conference
• /
• 2003.10a
• /
• pp.143-143
• /
• 2003

Among all animal species, a few have the remarkable capacity to regenerate a missing part of their body after amputation. The early process of epimorphic regeneration in which dedifferentiation and cell proliferation are involved, provides a useful model to investigate the mechanism of normal development as well as differentiation. To better understand early stage of head regeneration, we have generated 5'-end sequence of 1,592 expressed sequence tags (ESTs) from cDNA library of regenerating tissue. (omitted)