JSTS:Journal of Semiconductor Technology and Science

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지
DOI QR코드

DOI QR Code

Design of High-Performance Intra Prediction Circuit for H.264 Video Decoder

  • Yoo, Ji-Hye (Department of Electronics and Information Engineering, Hankuk University of Foreign Studies) ;
  • Lee, Seon-Young (Department of Electronics and Information Engineering, Hankuk University of Foreign Studies) ;
  • Cho, Kyeong-Soon (Department of Electronics and Information Engineering, Hankuk University of Foreign Studies)
  • Received : 2009.08.23
  • Published : 2009.12.30
Download PDF
⟨ Previous Next ⟩

Abstract

This paper proposes a high-performance architecture of the H.264 intra prediction circuit. The proposed architecture uses the 4-input and 2-input common computation units and common registers for fast and efficient prediction operations. It avoids excessive power consumption by the efficient control of the external and internal memories. The implemented circuit based on the proposed architecture can process more than 60 HD ($1,920{\times}1,088$) image frames per second at the maximum operating frequency of 101 MHz by using 130 nm standard cell library.

Keywords

References

  1. Draft ITU-T Recommendation and Final Draft International Standard of Joint Video Specification (ITU-T Rec. H.264/ISO/IEC 14496-10 AVC), Mar, 2003
  2. W. T. Staehler, E. A. Berriel, A. A. Susin, and S. Bampi, "Architecture of an HDTV Intraframe Predictor for a H.264 Decoder," 2006 IFIP International Conference, Oct. 2006, Page(s):229 –233
  3. J. Shim, S. Lee, and K. Cho, "Design of Intra Prediction Circuit for H.264 Decoder Sharing Common Operations Unit," Journal of the Institute of Electronics Engineers of Korea, Vol.45-SD, Issue 9, Sep. 2008, Page(s):103–109
  4. J. Park and S. Lee, "Design of Memory-Access-Efficient H.264 Intra Predictor Integrated with Motion Compensator," Journal of the Institute of Electronics Engineers of Korea, Vol.45-SD, Issue 6, Jun. 2008, Page(s):611–616
  5. T-C. Chen, C-J. Lian, and L-G. Chen, "Hardware Architecture Design of an H.264/AVC Video Codec," Asia and South Pacific Design Automation Conference, Jan. 2006, Page(s):750–757 https://doi.org/10.1145/1118299.1118473
  6. C. Lee, "Design of Scalable Intra-Prediction Architecture for H.264 Decoders," Journal of the Institute of Electronics Engineers of Korea, Vol 45-SD, Issue 11, Nov. 2008, Page(s):1108–1113