참고문헌
- S.-F. R. Chang et al., "A Dual-Band RF Transceiver for Multistandard WLAN Applications," IEEE Trans. on Microwave Theory Tech., Vol.53, No.3, pp.1048-1055, March, 2005 https://doi.org/10.1109/TMTT.2005.843509
- T. Maeda, et al., "A Low-Power Dual-Band Triple- Mode WLAN CMOS Transceiver," IEEE J. Solid- State Circuits, Vol.41, No.11, pp.2481-2490, Nov., 2006 https://doi.org/10.1109/JSSC.2006.883323
- B. Banerjee, C.- H. Lee, B. Matinpour and J. Laskar, "A SiGe Dual-Band Dual-Mode RF Front End with a Novel Architecture for IEEE 802.11a/b/g Wireless LAN Applications," Proc. Bipolar/BiCMOS Circuits and Tech., pp.124-127, 2004
- S. Ko, J.-G. Kim, T. Song, E. Yoon and S. Hong, "K-and Q-bands CMOS Frequency Sources With X-Band Quadrature VCO," IEEE Trans. on Microwave Theory Tech., vol. 53, no. 9, pp. 2789- 2800, Sep. 2005 https://doi.org/10.1109/TMTT.2005.854179
-
C. Fager, L. Land
$\acute{e}$ n, and H. Zirath, "High output power, broadband 28-56 GHz MMIC frequency doubler," IEEE MTT-S International Microwave Symposium Digest., pp.1589-1591, 2000 https://doi.org/10.1109/MWSYM.2000.862280 - F. Ellinger, "26-42 SOI CMOS Low Noise Amplifier," IEEE J. Solid-State Circuits, Vol.39, No.3, pp.522- 528, March, 2004 https://doi.org/10.1109/JSSC.2003.822895
- Daisuke Miyashita et al., "A Phase Noise Minimization of CMOS VCOs over Wide Tuning Range and Large PVT Variations," IEEE Custom Integrated Circuits Conference, pp.583-586, 2005 https://doi.org/10.1109/CICC.2005.1568735
- Jung-Bum Shin et al., "A Dual-loop CMOS PLL with the Max-to-min Frequency Ratio Larger than Five Guaranteed under PVT Corners," International SoC Design Conference, pp.313-316, Oct., 2004
- W.-Z. Chen, J.-X. Chang, Y.-J. Hong, M.-T. Wong, and C.-L. Kuo, "A 2-V 2.3/4.6-GHz Dual-Band Frequency Synthesizer in 0.35-m Digital CMOS Process," IEEE J. Solid-State Circuits, Vol.39, No.1, pp.234-237, Jan., 2004 https://doi.org/10.1109/JSSC.2003.820878
-
L. Jia, J. G. Ma, K. S. Yeo, X. P. Yu, M. A. Do, and W. M. Lim, "A 1.8-V 2.4/5.15-GHz Dual-Band LC VCO in 0.18-
${\mu}m$ CMOS Technology," IEEE Microwave Wireless Compon. Lett.,, Vol.16, No.4, pp.194-196, April, 2006 https://doi.org/10.1109/LMWC.2006.872126 - K. Yamamoto, "A 1.8-V Operation 5-GHz-Band CMOS Frequency Doubler Using Current-Reuse Circuit Design Technique," IEEE J. Solid-State Circuits, Vol.40, No.6, pp.1288-1295, June, 2005 https://doi.org/10.1109/JSSC.2005.848033
피인용 문헌
- Design of MMIC oscillators using GaAs 0.2 μm PHEMT technology vol.13, pp.10, 2012, https://doi.org/10.1631/jzus.C1200013
- A Low Noise and Low Power RF Front-End for 5.8-GHz DSRC Receiver in 0.13 ㎛ CMOS vol.11, pp.1, 2011, https://doi.org/10.5573/JSTS.2011.11.1.059