• Title/Summary/Keyword: analog

Search Result 4,463, Processing Time 0.028 seconds

Trenched-Sinker LDMOSFET (TS-LDMOS) Structure for 2 GHz Power Amplifiers

  • Kim, Cheon-Soo;Kim, Sung-Do;Park, Mun-Yang;Yu, Hyun-Kyu
    • ETRI Journal
    • /
    • v.25 no.3
    • /
    • pp.195-202
    • /
    • 2003
  • This paper proposes a new LDMOSFET structure with a trenched sinker for high-power RF amplifiers. Using a low-temperature, deep-trench technology, we succeeded in drastically shrinking the sinker area to one-third the size of the conventional diffusion-type structure. The RF performance of the proposed device with a channel width of 5 mm showed a small signal gain of 16.5 dB and a maximum peak power of 32 dBm with a power-added efficiency of 25% at 2 GHz. Furthermore, the trench sinker, which was applied to the guard ring to suppress coupling between inductors, showed an excellent blocking performance below -40 dB at a frequency of up to 20 GHz. These results confirm that the proposed trenched sinker should be an effective technology both as a compact sinker for RF power devices and as a guard ring against coupling.

  • PDF

Field programmable analog arrays for implementation of generalized nth-order operational transconductance amplifier-C elliptic filters

  • Diab, Maha S.;Mahmoud, Soliman A.
    • ETRI Journal
    • /
    • v.42 no.4
    • /
    • pp.534-548
    • /
    • 2020
  • This study presents a new architecture for a field programmable analog array (FPAA) for use in low-frequency applications, and a generalized circuit realization method for the implementation of nth-order elliptic filters. The proposed designs of both the FPAA and elliptic filters are based on the operational transconductance amplifier (OTA) used in implementing OTA-C filters for biopotential signal processing. The proposed FPAA architecture has a flexible, expandable structure with direct connections between configurable analog blocks (CABs) that eliminates the use of switches. The generalized elliptic filter circuit realization provides a simplified, direct synthetic method for an OTA-C symmetric balanced structure for even/odd-nth-order low-pass filters (LPFs) and notch filters with minimum number of components, using grounded capacitors. The filters are mapped on the FPAA, and both architectures are validated with simulations in LTspice using 90-nm complementary metal-oxide semiconductor (CMOS) technology. Both proposed FPAA and filters generalized synthetic method achieve simple, flexible, low-power designs for implementation of biopotential signal processing systems.

Gain Controllable ABC using Two-Stage Resistor String for CMOS Image Sensor

  • No, Ju-Young;Yoon, Jin-Han;Park, Soo-Yang;Park, Yong;Son, Sang-Hee
    • Proceedings of the IEEK Conference
    • /
    • 2002.07a
    • /
    • pp.341-344
    • /
    • 2002
  • This paper is proposed a 8-bit analog to digital converter for CMOS image sensor. A analog to digital converter for CMOS image sensor is required function to control gain. Frequency divider is used In control gain in this proposed analog to digital converter. At 3.3 Volt power supply, total static power dissipation is 8㎽ and programmable gain control range is 30㏈. Newly suggested analog to digital converter is designed by 0.35um 2-poly 4-metal CMOS technology.

  • PDF

Design of A High-Speed Current-Mode Analog-to-Digital Converter (고속 전류 구동 Analog-to-digital 변환기의 설계)

  • 조열호;손한웅;백준현;민병무;김수원
    • Journal of the Korean Institute of Telematics and Electronics B
    • /
    • v.31B no.7
    • /
    • pp.42-48
    • /
    • 1994
  • In this paper, a low power and high speed flash Analog-to-Digital Converter using current-mode concept is proposed. Current-mode approach offers a number of advantages over conventional voltage-mode approach, such as lower power consumption small chip area improved accuracy etc. Rescently this concept was applied to algorithmic A/D Converter. But, its conversion speed is limited to medium speed. Consequently this converter is not applicable to the high speed signal processing system. This ADC is fabricated in 1.2um double metal CMOS standard process. This ADC's conversion time is measured to be 7MHz, and power consumption is 2.0mW, and differential nonlinearity is less than 1.14LSB and total harmonic distortion is -50dB. The active area of analog chip is about 350 x 550u$m^2$. The proposed ADC seems suitable for a single chip design of digital signal processing system required high conversion speed, high resolution small chip area and low power consumption.

  • PDF

A Low Power Multi Level Oscillator Fabricated in $0.35{\mu}m$ Standard CMOS Process ($0.35{\mu}m$ 표준 CMOS 공정에서 제작된 저전력 다중 발진기)

  • Chai Yong-Yoong;Yoon Kwang-Yeol
    • The Transactions of the Korean Institute of Electrical Engineers C
    • /
    • v.55 no.8
    • /
    • pp.399-403
    • /
    • 2006
  • An accurate constant output voltage provided by the analog memory cell may be used by the low power oscillator to generate an accurate low frequency output signal. This accurate low frequency output signal may be used to maintain long-term timing accuracy in host devices during sleep modes of operation when an external crystal is not available to provide a clock signal. Further, incorporation of the analog memory cell in the low power oscillator is fully implementable in a 0.35um Samsung standard CMOS process. Therefore, the analog memory cell incorporated into the low power oscillator avoids the previous problems in a oscillator by providing a temperature-stable, low power consumption, size-efficient method for generating an accurate reference clock signal that can be used to support long sleep mode operation.

Design and Simulation of analog controller for 3 Phase PWM Converter Based on Stationary Reference Frame (3상 PWM Converter를 위한 정지 좌표계법 Analog 제어기 설계 및 시뮬레이션)

  • 이영국;노철원;최종률
    • Proceedings of the KIPE Conference
    • /
    • 1997.07a
    • /
    • pp.14-20
    • /
    • 1997
  • Due to several advantages of Pulse Width Modulated(PWM) Converter, such as unity power factor with low-harmonics and energy regeneration, PWM converter has been widely used in industrial application. In every application of energy conversion equipment, the design and implementation must be carried out considering performance and cost. High quality with low cost is the best choice for energy conversion equipment. High dc link voltage can reduce inverter and motor side losses and system dimension compare to low dc link voltage. Analog controller can make PWM converter cheaper without considerable degradation of the performance than digital controller. This paper shows the simplified analog controller-for 600V dc link voltage using stationary reference frame control and the simulation results.

  • PDF

Uumanned Automatic System for Function Test of Analog Subscriber Line Card (아날로그 가입자 정합 회로 기능시험을 위한 무인 자동화 시스템)

  • 이성원;김영범
    • Proceedings of the Korean Society of Precision Engineering Conference
    • /
    • 2002.05a
    • /
    • pp.432-437
    • /
    • 2002
  • DSPA311(Analog Subscriber Line Board Assembly) is offer the interface of between analog subscriber and TDX-100 exchange system. DSPA311 is belong ASI block, accommodate dial and MFC telephone subscriber of 32 channel, and voice signal designed for interface with TSW, and 2 and 4 wire loop impedance is 600 (ohm). DSPA311 is consist 4 channel daughter beard QSLM-10(Quad Subscriber Line Module-10) and perform BORSCHT and be possible A/U-law select and GAIN value control by data control of DSPA171(Device controller I). In this Paper, We described the function test program for the DSPA311 Board by using the HP3070CT combinational test system, and an unmanned automatic test system.

  • PDF

Ramp形 A-D 變煥器의 直線性 改善에 關하여

  • 이필재
    • The Magazine of the IEIE
    • /
    • v.2 no.2
    • /
    • pp.37-42
    • /
    • 1975
  • Various factors which affect the linearity and accuracy of the ramp type analog-to-digital converter have been investigated experimentally. A suggestion hav been made in the determination of circuit parameters with the emphasis on the improvement of the linearity and accuracy in the ramp type analog-to-digital conveter.

  • PDF

A Novel Optical Analog Encoder for Precise Angle Control of SRM (SRM의 정밀 각도제어를 위한 저가형 광학식 아날로그 엔코더에 관한 연구)

  • Song, Hyun-Soo;Park, Sung-Jun;Ahn, Jin-Woo
    • Proceedings of the KIEE Conference
    • /
    • 2003.04a
    • /
    • pp.16-18
    • /
    • 2003
  • In a switched reluctance motor drive, it is important to synchronize the stator phase excitation with the rotor position, because the position of rotor is an essential information. In the high-speed region, switching angles are fluctuated back and forth out of the preset value, which is caused by the sampling period of the microprocessor. In this paper, a low cost analog encoder suitable for practical applications is proposed. The validity of the proposed analog encoder with a proper logic controller is verified from the experiments.

  • PDF

Education Method for Programming through Physical Computing based on Analog Signaling of Arduino (아두이노 아날로그 신호 기반 피지컬 컴퓨팅을 통한 프로그래밍 교육 방법)

  • Hur, Kyeong;Sohn, Won-Sung
    • Journal of Korea Multimedia Society
    • /
    • v.22 no.12
    • /
    • pp.1481-1490
    • /
    • 2019
  • Arduino makes it easy to connect objects and computers. As a result, programming learning using physical computing has been proposed as an effective alternative to SW training for beginners. In this paper, we propose an Arduino-based physical computing education method that can be applied to basic programming subjects. To this end, we propose a basic programming training method based on Arduino analog signals. Currently, physical computing courses focus on digital control when connecting input sensors and output devices in Arduino. However, the contents of programming education using analog signals of Arduino boards are insufficient. In this paper, we proposed and tested the teaching method used for programming education using low-cost materials used for Arduino analog signal-based computing.