• Korean Journal of Materials Research
• /
• v.33 no.12
• /
• pp.511-516
• /
• 2023

Amorphous In-Ga-Zn-O (a-IGZO) thin film transistors (TFTs) with a coplanar structure were fabricated to investigate the feasibility of their potential application in large size organic light emitting diodes (OLEDs). Drain currents, used as functions of the gate voltages for the TFTs, showed the output currents had slight differences in the saturation region, just as the output currents of the etch stopper TFTs did. The maximum difference in the threshold voltages of the In-Ga-Zn-O (a-IGZO) TFTs was as small as approximately 0.57 V. After the application of a positive bias voltage stress for 50,000 s, the values of the threshold voltage of the coplanar structure TFTs were only slightly shifted, by 0.18 V, indicative of their stability. The coplanar structure TFTs were embedded in OLEDs and exhibited a maximum luminance as large as 500 nits, and their color gamut satisfied 99 % of the digital cinema initiatives, confirming their suitability for large size and high resolution OLEDs. Further, the image density of large-size OLEDs embedded with the coplanar structure TFTs was significantly enhanced compared with OLEDs embedded with conventional TFTs.

• Proceedings of the KIEE Conference
• /
• 1994.11a
• /
• pp.252-257
• /
• 1994

A non-uniform finite-difference Thin Film Transistor Simulation Program (TFTSP) has been developed for hydrogenated amorphous silicon TFTs. TFTSP was developed to remove as many of simplifying assumptions as possible and to provide flexibility in the modeling of TFTs so that different model assumptions may be analyzed and compared. In order to insure its usefulness and versatility as an analytic and design tool it is important for the code to satisfy a number of conditions. However, at the beginning stage of the program development, this paper shows that the code can compute the static terminal characteristics of a-Si:H TFTs under a wide range of bias conditions to allow for comparison of the model with experiment. Some of those comparisons include transfer characteristics and I-V characteristics. TFTSP will be refined to conveniently model the performances of TFTs of different designs and to analyze many anomalous behaviors and factors of a-Si:H TFTs.

• 한국정보디스플레이학회:학술대회논문집
• /
• 2009.10a
• /
• pp.322-325
• /
• 2009

Amorphous oxide semiconductors (AOSs) are expected as new channel materials in TFTs for largearea and/or flexible FPDs, and several prototype displays have been demonstrated in these five years since the first report of AOS TFT. In this paper, we review fundamental materials science of AOSs that have been clarified to date in connection with operation characteristics of AOS TFTs.

• Korean Journal of Materials Research
• /
• v.5 no.2
• /
• pp.203-207
• /
• 1995

Polysilicon this film transistors (poly-Si TFTs) with different channel dimensions were fabricated on low-temperature crystalized amorphous silicon films and on as-deposited polysilicon films. The electrical characteristics of these TFTs were characterized and compared. The performance of the TFTs fabricated on the solid-phase crystalized amophous silicon films ws showon to be superior to that of the TFTs fabricated on the as-deposited polysilicon films. It was found that the performance of poly-Si TFTs depends strongly on the material characteristics of the polysilicon films used as the active layers, but only weakly on the channel dimensions.

• 한국정보디스플레이학회:학술대회논문집
• /
• 2009.10a
• /
• pp.546-549
• /
• 2009

In this paper, we investigated the effects of different source/drain (S/D) electrode materials in thin film transistors (TFTs) based on indium-gallium-zinc oxide (IGZO) semiconductor. A transfer length and effective resistances between S/D electrodes and amorphous IGZO thin-film transistors were examined. Intrinsic TFT parameters were extracted by the transmission line method (TLM) using a series of TFTs with different channel lengths measured at a low drain voltage. The TFTs fabricated with Cu S/D electrodes showed the lowest contact resistance and transfer length indicating good ohmic characteristics, and good transfer characteristics with a field-effect mobility (${\mu}_{FE}$) of 10.0 $cm^2$/Vs.

• Journal of Information Display
• /
• v.9 no.2
• /
• pp.5-8
• /
• 2008

Bottom gate thin film transistors (TFTs) with microcrystalline and amorphous Si (a-Si) double active layers (DAL) were fabricated. Since the process of DAL TFTs can use that of conventional a-Si TFTs, these DAL TFT process has advantages, such as low cost, large substrate, and mass production capacity. In order to analyze the degradation characteristics in saturation region for driving TFTs of active matrix organic light emitting diode, three different dynamic stresses were applied to DAL TFTs and a-Si TFTs. The threshold voltage shift of DAL TFTs and a-Si TFTs during 10,000 second stress is 0.3V and 2V, respectively. DAL TFTs were more reliable than a-Si TFTs.

• Journal of Information Display
• /
• v.4 no.4
• /
• pp.1-3
• /
• 2003

For excimer laser annealing (ELA), energy density, number of pulses, beam uniformity, and condition of initial amorphous Si (a-Si) films are significant factors contributing to the final microstructure and the performance of low-temperature polycrystalline Si (LTPS) TFTs. Although the process and equipment have been significantly improved, the environmental factors associated with initial amorphous Si (a-Si) films and process conditions are yet to be optimized.

• 한국정보디스플레이학회:학술대회논문집
• /
• 2000.01a
• /
• pp.151-152
• /
• 2000

For excimer laser crystallization (ELC), energy density, number of pulses, beam uniformity, and condition of initial amorphous Si (a-Si) films are significant factors contributing the final microstructure and the performance of low-temperature polycrystalline Si TFTs. The process and equipment have been achieved a significant improvement, but still, environmental factors associated with initial amorphous Si (a-Si) films and process conditions need to be optimized.

• Proceedings of the Korean Vacuum Society Conference
• /
• 2010.02a
• /
• pp.180-180
• /
• 2010

Thin film transistors (TFTs) based on oxide semiconductors have emerged as a promising technology, particularly for active-matrix TFT-based backplanes. Currently, an amorphous oxide semiconductor, such as InGaZnO, has been adopted as the channel layer due to its higher electron mobility. However, accurate and repeatable control of this complex material in mass production is not easy. Therefore, simpler polycrystalline materials, such as ZnO and $SnO_2$, remain possible candidates as the channel layer. Inparticular, ZnO-based TFTs have attracted considerable attention, because of their superior properties that include wide bandgap (3.37eV), transparency, and high field effect mobility when compared with conventional amorphous silicon and polycrystalline silicon TFTs. There are some technical challenges to overcome to achieve manufacturability of ZnO-based TFTs. One of the problems, the stability of ZnO-based TFTs, is as yet unsolved since ZnO-based TFTs usually contain defects in the ZnO channel layer and deep level defects in the channel/dielectric interface that cause problems in device operation. The quality of the interface between the channel and dielectric plays a crucial role in transistor performance, and several insulators have been reported that reduce the number of defects in the channel and the interfacial charge trap defects. Additionally, ZnO TFTs using a high quality interface fabricated by a two step atomic layer deposition (ALD) process showed improvement in device performance In this study, we report the fabrication of high performance ZnO TFTs with a $Si_3N_4$ gate insulator treated using plasma. The interface treatment using electron cyclotron resonance (ECR) $O_2$ plasma improves the interface quality by lowering the interface trap density. This process can be easily adapted for industrial applications because the device structure and fabrication process in this paper are compatible with those of a-Si TFTs.

• Proceedings of the Korean Vacuum Society Conference
• /
• 2010.08a
• /
• pp.166-166
• /
• 2010

Recently, TFTs based on amorphous oxide semiconductors (AOSs) such as ZnO, InZnO, ZnSnO, GaZnO, TiOx, InGaZnO(IGZO), SnGaZnO, etc. have been attracting a grate deal of attention as potential alternatives to existing TFT technology to meet emerging technological demands where Si-based or organic electronics cannot provide a solution. Since, in 2003, Masuda et al. and Nomura et al. have reported on transparent TFTs using ZnO and IGZO as active layers, respectively, much efforts have been devoted to develop oxide TFTs using aforementioned amorphous oxide semiconductors as their active layers. In this thesis, I report on the performance of thin-film transistors using amorphous indium gallium zinc oxides for an active channel layer at room temperature. $SiO_2$ was employed as the gate dielectric oxide. The amorphous indium gallium zinc oxides were deposited by RF magnetron sputtering. The carrier concentration of amorphous indium gallium zinc oxide was controlled by oxygen pressure in the sputtering ambient. Devices are realized that display a threshold voltage of 1.5V and an on/off ration of > $10^9$ operated as an n-type enhancement mode with saturation mobility with $9.06\;cm^2/V{\cdot}s$. The devices show optical transmittance above 80% in the visible range. In conclusion, the fabrication and characterization of thin-film transistors using amorphous indium gallium zinc oxides for an active channel layer were reported. The operation of the devices was an n-type enhancement mode with good saturation characteristics.