• 한국결정성장학회지
• /
• 제10권5호
• /
• pp.350-355
• /
• 2000

수평 Bridgeman방식으로 성장된 C축 방향의 사파이어 결정기판을 연마 가공하였으며, 또한 유기금속 기상화학 증착 방법으로 사파이어 기판 위에 GaN 박막을 증착하였다. 사파이어 인고트를 성장하여 2인치 사파이어 기판으로 이용하였으며 웨이퍼 절편장치 및 연마장치를 개발하였다. 이러한 다단계의 연마 가공은 기판 표면을 경면화하였다. 표면 평탄도 및 조도는 원자힘현미경으로 측정하였다. 개발된 사파이어 기판위에 성장된 GaN 박막의 특성 및 청색광소자로의 응용 가능성을 확인하였다.

• 반도체디스플레이기술학회지
• /
• 제11권3호
• /
• pp.1-6
• /
• 2012

In this paper, inspection system based on optical scanning mechanism is designed and developed for solar cell wafer. It consists of optical scanning mechanism, NIR camera optics, machinery and control system, algorithm of defect detection and software. Optical scanning mechanism is composed of geometrical camera optics and structured hybrid illumination system. It is used to inspection of surface defects. NIR camera optics is used for inspection of defects inside solar cell wafer. It is shown that surface and internal micro defects can be detected in developed inspection system for solar cell wafer.

• 한국광학회:학술대회논문집
• /
• 한국광학회 2007년도 하계학술발표회 논문집
• /
• pp.65-66
• /
• 2007

We present a new simple and fast bare-wafer inspection method. This method inspects the wafer front surface and inner structures simultaneously. The wafer surface is inspected using a knife-edge test in visible while the inner structure is inspected by a looking-through camera in infrared, at the same time and with a single white-light source. This paper presents a laboratory implementation of the test method with some experimental results.

• 한국정밀공학회:학술대회논문집
• /
• 한국정밀공학회 2003년도 춘계학술대회 논문집
• /
• pp.82-85
• /
• 2003

The sapphire wafers for blue light emitting devices were manufactured by the implementation of the surface machining technology based on micro-tribology. This process has been performed by Micro-lapping process. The sapphire crystalline wafers were characterized by DCXD(Double Crystal X-ray Diffraction). The sample quality of crystalline sapphire wafer at surface has a FWHM(Full Width at Half Maximum) of 250 arcsec. This value at the sapphire wafer surfaces indicated 0.12${\mu}{\textrm}{m}$ sizes. Surfaces of sapphire wafers were mechanically affected by residual stress and surface default. Also Surfaces roughness of sapphire wafers were measured 2.1 by AFM(Atom Force Microscope).

• 한국표면공학회지
• /
• 제51권3호
• /
• pp.185-190
• /
• 2018

Dopant-free silicon heterojunction solar cells using Transition Metal Oxide(TMO) such as Molybdenum Oxide($MoO_X$) and Vanadium Oxide($V_2O_X$) have been focused on to increase the work function of TMO in order to maximize the work function difference between TMO and n-Si for a high-efficiency solar cell. One another way to increase the work function difference is to control the silicon wafer resistivity. In this paper, dopant-free silicon heterojunction solar cells were fabricated using the wafer with the various resistivity and analyzed to understand the effect of n-Si work function. As a result, it is shown that the high passivation and junction quality when $V_2O_X$ deposited on the wafer with low work function compared to the high work function wafer, inducing the increase of higher collection probability, especially at long wavelength region. the solar cell efficiency of 15.28% was measured in low work function wafer, which is 34% higher value than the high work function solar cells.

• 한국재료학회:학술대회논문집
• /
• 한국재료학회 2002년도 춘계 학술발표강연 및 논문개요집
• /
• pp.45-45
• /
• 2002

• 한국정밀공학회:학술대회논문집
• /
• 한국정밀공학회 2002년도 춘계학술대회 논문집
• /
• pp.20-23
• /
• 2002

In silicon wafer manufacturing process, the grinding process has been adopted to improve the quality of wafer such as flatness, roughness and so on. This paper describes the effect of grinding process on the surface quality of wafer. The experiments are carried out by high precision in fred grinder with air bearing spindle. The relationship between the inclination of chuck table and the flatness of wafer is investigated, and the effect of grinding conditions including wheel speed, table speed, and feed rate on damage depth and roughness of wafer is also investigated. The experimental results show that there is close relationship between the inclination of the chuck table and the flatness of wafer, and the grinding conditions within this paper little affect the flatness of wafer and relatively high affect the damage depth of wafer.

• Macromolecular Research
• /
• 제15권4호
• /
• pp.348-356
• /
• 2007

The aim of this study was to fabricate a submicro-and micro-patterned fibronectin coated wafer for a cell culture, which allows the positions and dimensions of the attached cells to be controlled. A replica molding was made into silicon via a photomask in quartz, using E-beam lithography, and then fabricated a polydimethylsiloxane stamp using the designed silicon mold. Hexadecanethiol $[HS(CH_2){_{15}}CH_3]$, adsorbed on the raised plateau of the surface of polydimethylsiloxane stamp, was contact-printed to form self-assembled monolayers (SAMs) of hexadecanethiolate on the surface of an Au-coated glass wafer. In order to form another SAM for control of the surface wafer properties, a hydrophilic hexa (ethylene glycol) terminated alkanethiol $[HS(CH_2){_{11}}(OCH_2CH_2){_6}OH]$ was also synthesized. The structural changes were confirmed using UV and $^1H-NMR$ spectroscopies. A SAM terminated in the hexa(ethylene glycol) groups was subsequently formed on the bare gold remaining on the surface of the Aucoated glass wafer. In order to aid the attachment of cells, fibronectin was adsorbed onto the resulting wafer, with the pattern formed on the gold-coated wafer confirmed using immunofluorescence staining against fibronectin. Fibronectin was adsorbed only onto the SAMs terminated in the methyl groups of the substrate. The hexa (ethylene glycol)-terminated regions resisted the adsorption of protein. Human dermal fibroblasts (P=4), obtained from newborn foreskin, only attached to the fibronectin-coated, methyl-terminated hydrophobic regions of the patterned SAMs. N-HDFs were more actively adhered, and spread in a pattern spacing below $14{\mu}m$, rather than above $17{\mu}m$, could easily migrate on the substrate containing spacing of $10{\mu}m$ or less between the strip lines.

• 마이크로전자및패키징학회지
• /
• 제20권4호
• /
• pp.81-85
• /
• 2013

웨이퍼 적층 기술은 반도체 전 후 공정을 이용한 효과적인 방법으로 향후 3D 적층 시스템의 주도적인 발전방향이라고 할 수 있다. 웨이퍼 레벨 3D 적층 시스템을 제조하기 위해서는 TSV (Through Si Via), 웨이퍼 본딩, 그리고 웨이퍼 thinning의 단위공정 개발 및 웨이퍼 warpage, 열적 기계적 신뢰성, 전력전달, 등 시스템적인 요소에 대한 연구개발이 동시에 진행되어야 한다. 본 연구에서는 웨이퍼 본딩에 가장 중요한 역할을 하는 Cu CMP (chemical mechanical polishing) 공정에 대한 특성 분석을 진행하였다. 8인치 Si 웨이퍼에 다마신 공정으로 Cu 범프 웨이퍼를 제작하였고, Cu CMP 공정과 oxide CMP 공정을 이용하여 본딩 층 평탄화에 미치는 영향을 살펴보았다. CMP 공정 후 Cu dishing은 약 $180{\AA}$이었고, 웨이퍼 표면부터 Cu 범프 표면까지의 최종 높이는 약 $2000{\AA}$이었다.

• 대한기계학회논문집
• /
• 제19권5호
• /
• pp.1319-1332
• /
• 1995

Numerical analysis was performed to characterize the particle deposition behavior on a horizontal free-standing wafer with thermophoretic effect under the turbulent flow field. A low Reynolds number k-.epsilon. turbulence model was used to analyze the turbulent flow field around the wafer, and the temperature field for the calculation of the thermophoretic effect was predicted from the energy equation introducing the eddy diffusivity concept. The deposition mechanisms considered were convection, diffusion, sedimentation, turbulence and thermophoresis. For both the upper and lower surfaces of the wafer, the averaged particle deposition velocities and their radial distributions were calculated and compared with the laminar flow results and available experimental data. It was shown by the calculated averaged particle deposition velocities on the upper surface of the wafer that the deposition-free zone, where the deposition velocite is lower than 10$^{-5}$ cm/s, exists between 0.096 .mu.m and 1.6 .mu.m through the influence of thermophoresis with positive temperature difference of 10 K between the wafer and the ambient air. As for the calsulated local deposition velocities, for small particle sizes d$_{p}$<0.05 .mu.m, the deposition velocity is higher at the center of the wafer than at the wafer edge, whereas for particle size of d$_{p}$ = 2.0 .mu.m the deposition takes place mainly on the inside area of the wafer. Finally, an approximate model for calculating the deposition velocities was recommended and the calculated deposition velocity results were compared with the present numerical solutions, those of Schmidt et al.'s model and the experimental data of Opiolka et al.. It is shown by the comparison that the results of the recommended model agree better with the numerical solutions and Opiolka et al.'s data than those of Schmidt's simple model.