• Journal of Power Electronics
• /
• v.3 no.1
• /
• pp.1-9
• /
• 2003

This paper presents a performance analysis of typical Auxiliary Resonant Commutation Snubber-assisted three phase voltage source soft switching inverter which can operate under a condition of Zero Voltage Switching (ZVS) using a digital control scheme which is suitable for high power applications compared with resonant DC link snubber assisted soft switching inverter. The system performances of this inverter are illustrated and evaluated on the basis of experimental results.

• Proceedings of the KIPE Conference
• /
• 2000.07a
• /
• pp.330-334
• /
• 2000

This paper proposes a new double-connected 3-phase voltage source inverter with improved output voltage waveform. An auxiliary single-phase inverter injects a ripple voltage into the double- connected inverter to convert 12-step operation to 36-step operation. The KVA rating of the output phase-shifting transformer is reduced by employing a harmonic canceling reactor. The whole rectifier-inverter system including the proposed technique is introduced and the experimental results are provided.

• The Transactions of the Korean Institute of Electrical Engineers B
• /
• v.55 no.1
• /
• pp.54-60
• /
• 2006

A power limiting algorithm is proposed for stable operation of grid-connected inverter in case of grid voltage unbalance considering the operation limit of inverter. During the voltage unbalance the control performance of Inverter. is degraded and the output power contains 120Hz ripple due to the negative sequence of voltage. In this paper, conventional dual sequence current controller is implemented to solve these problems using separated control of positive and negative sequence. Especially the maximum power limit which guarantees the maximum rated current of the inverter is automatically calculated as the instant grid voltage changes. As soon as the voltage recovers the proposed algorithm can return to the normal power control mode accomplishing low voltage ride through. Proposed algorithm is verifed using PSCAD/EMTDC simulations and tested experimentally at 4.4kW wind turbine simulator set-up.

• Journal of Electrical Engineering and Technology
• /
• v.8 no.6
• /
• pp.1328-1336
• /
• 2013

Nowadays multilevel inverters are developing generally due to reduced voltage stress on power switches and low total harmonic distortion (THD) in output voltage. However, for increasing the output voltage levels the number of circuit devices are increased and it results in increasing the cost of converter. In this paper, a novel multilevel inverter is proposed. The suggested topology uses less number of power switches and related gate drive circuits to generate the same level in output voltage with comparison to traditional cascaded multilevel inverter. With the proposed topology all levels in output voltage can be realized. As an illustration, a symmetric 13-level and asymmetric 29-level proposed inverters have been simulated and implemented. The total peak inverse (PIV) and power losses of presented inverter are calculated and compared with conventional cascaded multilevel inverter. The presented analyses show that the power losses in the suggested multilevel inverter are less than the traditional inverters. Presented simulation and experimental results demonstrate the feasibility and applicability of the proposed inverter to obtain the maximum number of levels with less number of switches.

• Journal of Power Electronics
• /
• v.17 no.5
• /
• pp.1173-1185
• /
• 2017

In this paper, a new single phase multilevel inverter topology with a single DC source is presented. The proposed topology is developed based on the concepts of the L-Z source inverter and the switched capacitor multilevel inverter. The input voltage to the proposed inverter is boosted by two steps: the first step by an impedance network and the second step by switched capacitor units. Compared to other existing topologies, the presented topology can produce a higher boosted multilevel output voltage while using a smaller number of components. In addition, it provides more flexibility to control boosting factor, size, cost and complexity of the inverter. The proposed inverter possesses all the advantages of the L-Z source inverter and the switched capacitor multilevel inverter like controlling the start-up inrush current and capacitor voltage balancing using a simple switching strategy. The operating principle and general expression for the different parameters of the proposed topology are presented in detail. A phase disposition pulse width modulation strategy has been developed to switch the inverter. The effectiveness of the topology is verified by extensive simulation and experimental studies on a 7-level inverter structure.

• Journal of Power Electronics
• /
• v.15 no.5
• /
• pp.1235-1243
• /
• 2015

This paper presents a modified Space Vector Pulse Width Modulation Technique (SVPWM), which solves the well-known problem of voltage imbalance in the capacitors of a single-phase multilevel inverter. The proposed solution is based on the measurement of DC voltage levels at each capacitor of the inverter DC bus. The measurements are then used to adjust the size of the active vectors within the SVPWM algorithm to keep the voltage waveform sinusoidal regardless of any voltage imbalance on the DC link capacitors. When a voltage deviation exceeds a predetermined hysteresis band, the correspondent voltage vector is restricted to restore the voltage level to an acceptable threshold. Hence, the need for external voltage regulators for the voltage capacitors is eliminated. The functionality of the proposed algorithm is successfully demonstrated through simulations and experiments on a grid tied application.

• Journal of Power Electronics
• /
• v.10 no.2
• /
• pp.138-145
• /
• 2010

This paper presents a single phase multilevel inverter for using as a voltage harmonic source. First, a single phase multilevel inverter system is presented and the structural parts of the inverter are described. In order to obtain multilevel output voltage waveforms, a switching strategy based on calculating switching angles is explained and an improved formula for determining switching angles is given. Simulation and experimental results of multilevel voltage waveforms are given for 15, 31 and 127 levels. The proposed topology does not only produce output voltages with low THD values. It also produces the required harmonic components on the output voltage. For this purpose, equations for switching angles are constituted and the switching functions are obtained. These angles control the output voltage as well as provide the required specific harmonics. The proposed inverter structure is simulated for various functions with the required harmonic components. The THD values of the output voltage waves are calculated. The simulated functions are also realized by the proposed inverter structure. By using a harmonic analyzer, the harmonic spectrums, which belong to the output voltage forms, are found and the THD values are measured. Simulation and experimental results are given for the specific functions. The proposed topology produces perfectly suitable results for obtaining the specific harmonic components. Therefore, it is possible to use the structure as a voltage harmonic source in various applications.

• The Transactions of the Korean Institute of Electrical Engineers B
• /
• v.52 no.3
• /
• pp.133-139
• /
• 2003

In this paper, a new control scheme of Class-E inverter for Induction Heating (IH) Jar applications with clamped voltage characteristics using Pulse-Frequency-Modulation (PFM) is introduced. To reduce the voltage stress of switch, the proposed PFM control scheme doesn't need any auxiliary circuit in comparison to a family of Active Clamped Class-E (ACCE) inverter. It can decrease voltage stress of switch through modulation of switching frequency. The Class-E inverter using the proposed control scheme has the advantage of not only the same output power when it is compared with a Hybrid-Active Clamped Class-E (Hybrid-ACCE) inverter but also Zero-Voltage-Switching (ZVS), which are characteristics of conventional Class-E and ACCE inverter. The control principles and analysis of proposed method are explained in detail and its validity is verified through simulation and experimental results.

• The Transactions of The Korean Institute of Electrical Engineers
• /
• v.67 no.8
• /
• pp.1047-1054
• /
• 2018

This paper proposed the strategies for controlling both the heater temperature and the output voltage of a single-phase inverter for the heat treatment. The single-phase inverter system for the heat treatment controls the heater temperature to its reference one, and also it limits the inverter output voltage to 60 V for safety. The stability may be deteriorated due to the large time constant difference between the heater temperature and inverter output voltage. In order to ensure the stability, a hysteresis on/off control approach for the heater temperature control is adapted, and both the open-loop and the closed-loop control strategies of the output voltage are suggested. The performances for the proposed strategies are demonstrated with the experiments.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.18 no.1
• /
• pp.1-9
• /
• 2013

This paper proposes a ST(Switched Trans) quasi Z-source inverter using a Switched Trans Cell combing the characteristics of a Switched Inductor Cell and Trans. A DC link inductor of the conventional quasi Z-source inverter is alternated with Switched Trans Cell of the proposed ST quasi Z-source inverter. Trans Cell of the proposed method consists of one Trans and two diodes, and the proposed method has higher and more various boost function than the conventional quasi Z-source inverter by simply changing the turns ratio of primary and secondary of the Trans. The validity of the proposed ST Z-source inverter was confirmed by PSIM simulation and a DSP based experiment under the input voltage 48V and output phase voltage 30V. As a result, when compared with the traditional quasi Z-source inverter, the proposed method has the advantage of the low voltage stress under the same output voltage condition of the voltage.