• Title/Summary/Keyword: Voltage gain control

Search Result 277, Processing Time 0.024 seconds

PLL Equivalent Augmented System Incorporated with State Feedback Designed by LQR

  • Wanchana, Somsak;Benjanarasuth, Taworn;Komine, Noriyuki;Ngamwiwit, Jongkol
    • International Journal of Control, Automation, and Systems
    • /
    • v.5 no.2
    • /
    • pp.161-169
    • /
    • 2007
  • The PLL equivalent augmented system incorporated with state feedback is proposed in this paper. The optimal value of filter time constant of loop filter in the phase-locked loop control system and the optimal state feedback gain designed by using linear quadratic regulator approach are derived. This approach allows the PLL control system to employ the large value of the phase-frequency gain $K_d$ and voltage control oscillator gain $K_o$. In designing, the structure of phase-locked loop control system will be rearranged to be a phase-locked loop equivalent augmented system by including the structure of loop filter into the process and by considering the voltage control oscillator as an additional integrator. The designed controller consisting of state feedback gain matrix K and integral gain $k_1$ is an optimal controller. The integral gain $k_1$ related to weighting matrices q and R will be an optimal value for assigning the filter time constant of loop filter. The experimental results in controlling the second-order lag pressure process using two types of loop filters show that the system response is fast without steady-state error, the output disturbance effect rejection is fast and the tracking to step changes is good.

Design of Single Loop Output Voltage Controller for 3 Phase PWM Inverterl (3상 PWM 인버터의 단일루프 전압제어기 설계)

  • 곽철훈;최규하
    • The Transactions of the Korean Institute of Power Electronics
    • /
    • v.8 no.6
    • /
    • pp.561-568
    • /
    • 2003
  • There arc two ways in the output voltage control method in PWM inverters. One Is double loop voltage control composed of inner current control loop and outer voltage control loop.'rho other is single loop voltage control method composed of voltage control loop only. It's characteristics shows lower performance in case of high output impedance than double loop voltage control. However, in case of low output impedance, it shows good control performance in all load ranges than double loop voltage control. In this paper, the rule and the gain of single loop voltage control have been developed analytically and these were verified through computer simulation and experiment.

A CMOS Single-Supply Op-Amp Design For Hearing Aid Application

  • Jarng, Soon-Suck;Chen, Lingfen;Kwon, You-Jung
    • 제어로봇시스템학회:학술대회논문집
    • /
    • 2005.06a
    • /
    • pp.206-211
    • /
    • 2005
  • The hearing aids specific operational amplifier described in this paper is a single-supply, low voltage CMOS amplifier. It works on 1.3V single-supply and gets a gain of 82dB. The 0.18${\mu}m$ CMOS process was chosen to reduce the driven voltage as well as the power dissipation.

  • PDF

A High Swing Range, High Bandwidth CMOS PGA and ADC for IF QPSK Receiver Using 1.8V Supply

  • Lee, Woo-Yol;Lim, Jong-Chul;Park, Hee-Won;Hong, Kuk-Tae;Lee, Hyeong-Soo
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.5 no.4
    • /
    • pp.276-281
    • /
    • 2005
  • This paper presents a low voltage operating IF QPSK receiver block which is consisted of programmable gain amplifier (PGA) and analog to digital converter. This PGA has 6 bit control and 250MHz bandwidth, $0{\sim}20\;dB$ gain range. Using the proposed PGA architecture (low distortion gain control switch block), we can process the continuous fully differential $0.2{\sim}2.5Vpp$ input/output range and 44MHz carrier with 2 MHz bandwidth signal at 1.8V supply voltage. Using the sub-sampling technique (input freq. is $44{\sim}46MHz$, sampling freq. is 25MHz), we can process the IF QPSK signal ($44{\sim}46MHz$) which is the output of the 6 bit PGA. We can get the SNDR 35dB, which is the result of PGA and ADC at full gain mode. We fabricated the PGA and ADC and the digital signal processing block of the IF QPSK with the 0.18um CMOS MIM process 1.8V Supply.

Intelligent AGC Circuit Design (지능형 AGC 회로 설계)

  • Zhang Liang;Kim Jong-Won;Seo Jae-Yong;Cho Hyun-Chan;Jeong Goo-Chul
    • Proceedings of the Korean Institute of Intelligent Systems Conference
    • /
    • 2006.05a
    • /
    • pp.302-305
    • /
    • 2006
  • A problem that arises in most communication receivers concerns the wide variation in power level of the signals received at the antenna. These variations cause serious problems which can usually be solved in receiver design by using Automatic Gain Control (AGC). AGC is achieved by using an amplifier whose gain can be controlled by external current or voltage. However, the AGC circuit does not respond to rapid changes in the amplitude of input. If input changes instantaneously, then even if op-amps could follow the change, the envelope detector capacitor could not, since the capacitor's voltage could not change instantaneously. To alleviate this deficiency, we present Improved Automatic Gain Control Circuit (IAGCC) replacing AGC circuit to FLC.

  • PDF

Interleaved High Step-Up Boost Converter

  • Ma, Penghui;Liang, Wenjuan;Chen, Hao;Zhang, Yubo;Hu, Xuefeng
    • Journal of Power Electronics
    • /
    • v.19 no.3
    • /
    • pp.665-675
    • /
    • 2019
  • Renewable energy based on photovoltaic systems is beginning to play an important role to supply power to remote areas all over the world. Owing to the lower output voltage of photovoltaic arrays, high gain DC-DC converters with a high efficiency are required in practice. This paper presents a novel interleaved DC-DC boost converter with a high voltage gain, where the input terminal is interlaced in parallel and the output terminal is staggered in series (IPOSB). The IPOSB configuration can reduce input current ripples because two inductors are interlaced in parallel. The double output capacitors are charged in staggered parallel and discharged in series for the load. Therefore, IPOSB can attain a high step-up conversion and a lower output voltage ripple. In addtion, the output voltage can be automatically divided by two capacitors, without the need for extra sharing control methods. At the same time, the voltage stress of the power devices is lowered. The inrush current problem of capacitors is restrained by the inductor when compared with high gain converters with a switching-capacitor structure. The working principle and steady-state characteristics of the converter are analyzed in detail. The correctness of the theoretical analysis is verified by experimental results.

Design of the Feed Forward Controller in Digital Method to Improve Transient Characteristics for Dynamic Voltage Restorers (동적전압보상기의 과도특성을 개선하기 위한 디지털방식의 전향제어기 설계)

  • 김효성;이상준;설승기
    • The Transactions of the Korean Institute of Power Electronics
    • /
    • v.9 no.3
    • /
    • pp.275-284
    • /
    • 2004
  • This paper discusses how to control the compensation voltages in dynamic voltage restorers (DVR). On analyzing the power circuit of a DVR system, control limitations and control targets are presented for the voltage compensation in DVRs. Based on the preceded power stage analysis, a novel controller for the compensation voltages of DVRs is proposed by a feed forward control scheme. This paper discusses also the time delay problems in the control system of DVRs. Digitally controlled DVR systems normally have control delay at amount of one sampling time of the control system and a half of the switching period of the DVR inverter. The control delay in digital controllers increases the dimension of the system transfer function one degree higher, which makes the control system more complicate and more unstable. This paper proposes a guide line to design the control gain, appropriate output filter parameters and inverter switching frequency for DVRs with digital controllers. Proposed theory is verified by an experimental DVR system with a full digital controller.

An Inherently dB-linear All-CMOS Variable Gain Amplifier

  • Kwon, Ji-Wook;Ryu, Seung-Tak
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.11 no.4
    • /
    • pp.336-343
    • /
    • 2011
  • This paper introduces a simple variable gain amplifier (VGA) structure that shows an inherently dB-linear gain control property. Requiring no additional components for dB-linear control, the structure is compact and power efficient. The designed two-stage VGA shows a gain control range of 60dB with the gain error in the range of ${\pm}0.4$ dB. The power consumption including the output buffer is 20.4 mW from 1.2 V supply voltage with bandwidth of 630 MHz. The prototype was fabricated in a 0.13 ${\mu}m$ CMOS process and the VGA core occupies 0.06 $mm^2$.

Voltage Control for a Wind Power Plant Based on the Available Reactive Current of a DFIG and Its Impacts on the Point of Interconnection (이중여자 유도형 풍력발전기 기반 풍력단지의 계통 연계점 전압제어)

  • Usman, Yasir;Kim, Jinho;Muljadi, Eduard;Kang, Yong Cheol
    • The Transactions of The Korean Institute of Electrical Engineers
    • /
    • v.65 no.1
    • /
    • pp.23-30
    • /
    • 2016
  • Wake effects cause wind turbine generators (WTGs) within a wind power plant (WPP) to produce different levels of active power and subsequent reactive power capabilities. Further, the impedance between a WTG and the point of interconnection (POI)-which depends on the distance between them-impacts the WPP's reactive power injection capability at the POI. This paper proposes a voltage control scheme for a WPP based on the available reactive current of the doubly-fed induction generators (DFIGs) and its impacts on the POI to improve the reactive power injection capability of the WPP. In this paper, a design strategy for modifying the gain of DFIG controller is suggested and the comprehensive properties of these control gains are investigated. In the proposed scheme, the WPP controller, which operates in a voltage control mode, sends the command signal to the DFIGs based on the voltage difference at the POI. The DFIG controllers, which operate in a voltage control mode, employ a proportional controller with a limiter. The gain of the proportional controller is adjusted depending on the available reactive current of the DFIG and the series impedance between the DFIG and the POI. The performance of the proposed scheme is validated for various disturbances such as a reactive load connection and grid fault using an EMTP-RV simulator. Simulation results demonstrate that the proposed scheme promptly recovers the POI voltage by injecting more reactive power after a disturbance than the conventional scheme.

Multimode Hybrid Control Strategy of LLC Resonant Converter in Applications with Wide Input Voltage Range

  • Li, Yan;Zhang, Kun;Yang, Shuaifei
    • Journal of Power Electronics
    • /
    • v.19 no.1
    • /
    • pp.201-210
    • /
    • 2019
  • This paper proposes a multimode hybrid control strategy that can achieve zero-voltage switching of primary switches and zero-current switching of secondary rectifier diodes in a wide input voltage range for full-bridge LLC resonant converters. When the input voltage is lower than the rated voltage, the converter operates in Mode 1 through the variable-frequency control strategy. When the input voltage is higher than the rated voltage, the converter operates in Mode 2 through the VF and phase-shift control strategy until the switching frequency reaches the upper limit. Then, the converter operates in Mode 3 through the constant-frequency and phase-shift control strategy. The secondary-side diode current will operate in the discontinuous current mode in Modes 1 and 3, whereas it will operate in the boundary current mode in Mode 2. The current RMS value and conduction loss can be reduced in Mode 2. A detailed theoretical analysis of the operation principle, the voltage gain characteristics, and the realization method is presented in this paper. Finally, a 500 W prototype with 100-200 V input voltage and 40 V output voltage is built to verify the feasibility of the multimode hybrid control strategy.