• ETRI Journal
• /
• 제25권3호
• /
• pp.195-202
• /
• 2003

This paper proposes a new LDMOSFET structure with a trenched sinker for high-power RF amplifiers. Using a low-temperature, deep-trench technology, we succeeded in drastically shrinking the sinker area to one-third the size of the conventional diffusion-type structure. The RF performance of the proposed device with a channel width of 5 mm showed a small signal gain of 16.5 dB and a maximum peak power of 32 dBm with a power-added efficiency of 25% at 2 GHz. Furthermore, the trench sinker, which was applied to the guard ring to suppress coupling between inductors, showed an excellent blocking performance below -40 dB at a frequency of up to 20 GHz. These results confirm that the proposed trenched sinker should be an effective technology both as a compact sinker for RF power devices and as a guard ring against coupling.

• Journal of electromagnetic engineering and science
• /
• 제18권1호
• /
• pp.35-40
• /
• 2018

This study presents a vertical-type CMOS Hall device with improved sensitivity to detect a 3D magnetic field in various types of sensors or communication devices. To improve sensitivity, trenches are implanted next to the current input terminal, so that the Hall current becomes maximum. The effect of the dimension and location of trenches on sensitivity is simulated in the COMSOL simulator. A vertical-type Hall device with a width of $16{\mu}m$ and a height of $2{\mu}m$ is optimized for maximum sensitivity. The simulation result shows that it has a 23% better result than a conventional vertical-type CMOS Hall device without a trench.

• Proceedings of the KIEE Conference
• /
• 대한전기학회 1998년도 추계학술대회 논문집 학회본부 C
• /
• pp.1001-1003
• /
• 1998

In this paper, $Ar^+$ ion laser etching process of single/poly crystalline silicon with $CCl_{2}F_{2}$ gas is studied for MEMS applications. To investigate the effects of process parameters, laser power, gas pressure, scanning speed were varied and multiple scanning was carried out to obtain high aspect ratio. In addition, scanning width was varied to observe the trench profile etched in repeating scanning cycle. From the etching of $2.6{\mu}m$ thick polycrystalline Si deposited on insulator, trench with flat bottom and vertical side wall was obtained and it is possible to apply this results for MEMS applications.

• The Journal of Korea Institute of Information, Electronics, and Communication Technology
• /
• 제9권2호
• /
• pp.155-161
• /
• 2016

This paper proposes a novel fabrication method for a capacitive type micro-accelerometer with uniform nano-gap using photo-assisted electro-chemical etching. The sensitivity of the accelerometer should be improved while the electrodes between the inertial mass and the sensing comb should be narrowed. In this paper the nano-gap trench structure is fabricated using the photo-assisted electrochemical etching method. The sensor was designed and analysed using ANSYS simulator. The characteristics of the etching were observed according to the dc bias, the light intensity, the composition of the solution, the temperature of the solution, and the pattern pitch variation. The optimum etching conditions were dc bias of 2V, Blue LED of 20mA, 49wt% HF:DMF:D.I.Water=1:20:10, the pattern pitch of $20{\mu}m$. Uniform trench structure with width of 344nm and depth of $11.627{\mu}m$ are formed using the optimum condition.

• Journal of Powder Materials
• /
• 제24권6호
• /
• pp.464-471
• /
• 2017

A metal mesh TCE film is fabricated using a series of processes such as UV imprinting of a transparent trench pattern (with a width of $2-5{\mu}m$) onto a PET film, filling it with silver paste, wiping of the surface, and heat-curing the silver paste. In this work nanosized (40-50 nm) silver particles are synthesized and mixed with submicron (250-300 nm)-sized silver particles to prepare silver paste for the fabrication of metal mesh-type TCE films. The filling of these silver pastes into the patterned trench layer is examined using a specially designed filling machine and the rheological testing of the silver pastes. The wiping of the trench layer surface to remove any residual silver paste or particles is tested with various mixture solvents, and ethyl cellosolve acetate (ECA):DI water = 90:10 wt% is found to give the best result. The silver paste with 40-50 nm Ag:250-300 nm Ag in a 10:90 wt% mixture gives the highest electrical conductance. The metal mesh TCE film obtained with this silver paste in an optimized process exhibits a light transmittance of 90.4% and haze at 1.2%, which is suitable for TSP application.

• JSTS:Journal of Semiconductor Technology and Science
• /
• 제13권5호
• /
• pp.522-529
• /
• 2013

In this paper, simple but very effective techniques to suppress subthreshold hump effect for high-voltage (HV) complementary metal-oxide-semiconductor (CMOS) technology are presented. Two methods are proposed to suppress subthreshold hump effect using a simple layout modification approach. First, the uniform gate oxide method is based on the concept of an H-shaped gate layout design. Second, the gate work function control method is accomplished by local ion implantation. For our experiments, $0.18{\mu}m$ 20 V class HV CMOS technology is applied for HV MOSFETs fabrication. From the measurements, both proposed methods are very effective for elimination of the inverse narrow width effect (INWE) as well as the subthreshold hump.

• Proceedings of the Korean Vacuum Society Conference
• /
• 한국진공학회 2012년도 제42회 동계 정기 학술대회 초록집
• /
• pp.319-319
• /
• 2012

현재 폭넓게 이용되고 있는 STI (Shallow Trench Isolation) 공정에서 active edge 부분에 발생하는 기생 transistor의 subthreshold hump 특성을 제어하는 연구가 활발히 이루어지고 있다. 일반적으로 STI 공정을 이용하는 MOSFET에서 active edge 부분의 얇게 형성된 gate oxide, sharp한 active edge 형성, STI gap-fill 공정 중에 생기는 channel dopant out-diffusion은 subthreshold hump 특성의 주된 요인이다. 이와 같은 문제점을 해결하기 위해 active edge rounding process와 channel dopant compensation의 implantation을 이용하여 subthresold hump 특성 개선을 연구하였다. 본 연구는 STI 공정에 필요한 wafer와 phosphorus를 함유한 wafer를 한 chamber 안에서 auto-doping하는 방법을 이용하여 subthresold hump 특성을 구현하였다. phosphorus를 함유한 wafer에서 빠져나온 phosphorus가 STI 공정중인 wafer로 침투하여, active edge 부분의 channel dopant인 boron 농도를 상대적으로 낮춰 active edge 부분의 가 감소하고 leakage current를 증가시킨다. transistor의 channel length, gate width이고, wafer#No가 클수록 phosphorous를 함유한 wafer까지의 거리는 가까워진다. wafer #01은 hump 특성이 없고, wafer#20은 에서 심한 subthreshold hump 특성을 보였다. channel length 고정, gate width를 ~으로 가변하여 width에 따른 영향을 실험하였다. active 부분에 대한 SCM image로 확인된 phosphorus에 의한 active edge 부분의 boron 농도 감소와 gate width vs curve에서 확인된 phosphorus에 의한 감소가 narrow width로 갈수록 커짐을 확인하였다.

• Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
• /
• 한국전기전자재료학회 2009년도 하계학술대회 논문집
• /
• pp.52-52
• /
• 2009

To date, chalcogenide alloy such as $Ge_2Sb_2Te_5$(GST) have not only been rigorously studied for use in Phase Change Random Access Memory(PRAM) applications, but also temperature gap to make different states is not enough to apply to device between amorphous and crystalline state. In this study, we have investigated a new system of phase change media based on the In-Sb-Te(IST) ternary alloys for PRAM. IST chalcogenide thin films were prepared in trench structure (aspect ratio 5:1 of length=500nm, width=100nm) using Tri methyl Indium $(In(CH_3)_4$), $Sb(iPr)_3$ $(Sb(C_3H_7)_3)$ and $Te(iPr)_2(Te(C_3H_7)_2)$ precursors. MOCVD process is very powerful system to deposit in ultra integrated device like 100nm scaled trench structure. And IST materials for PRAM can be grown at low deposition temperature below $200^{\circ}C$ in comparison with GST materials. Although Melting temperature of 1ST materials was $\sim 630^{\circ}C$ like GST, Crystalline temperature of them was ~$290^{\circ}C$; one of GST were $130^{\circ}C$. In-Sb-Te materials will be good candidate materials for PRAM applications. And MOCVD system is powerful for applying ultra scale integration cell.

• Journal of the Korean Geosynthetics Society
• /
• 제2권2호
• /
• pp.3-11
• /
• 2003

Researches on the induced trench method using compressible materials such as clay, mud, straw, or EPS block have been performed to reduce the load acting on buried conduits under a high fill. The induced trench method has the problems that the arching area due to the compressible arching material is one dimensional or localized in a narrow zone. The main purpose of this study is to solve the problems of the induced trench method mentioned above. The various types of laboratory model tests are conducted to find the effects of the variations of EPS block width, multilayer application, soil density, and diameter of the flexible steel pipe. A series of model tests was conducted to evaluate the reduction of earth pressure on conduits using EPS block. Based on modeling test it is found that the magnitude of vertical earth pressure on conduits was reduced about 60% compared with conventional flexible conduit systems.

• ETRI Journal
• /
• 제34권6호
• /
• pp.962-965
• /
• 2012

In this letter, we propose a new RESURF stepped oxide (RSO) process to make a semi-superjunction (semi-SJ) trench double-diffused MOSFET (TDMOS). In this new process, the thick single insulation layer ($SiO_2$) of a conventional device is replaced by a multilayered insulator ($SiO_2/SiN_x/TEOS$) to improve the process and electrical properties. To compare the electrical properties of the conventional RSO TDMOS to those of the proposed TDMOS, that is, the nitride_RSO TDMOS, simulation studies are performed using a TCAD simulator. The nitride_RSO TDMOS has superior properties compared to those of the RSO TDMOS, in terms of drain current and on-resistance, owing to a high nitride permittivity. Moreover, variations in the electrical properties of the nitride_RSO TDMOS are investigated using various devices, pitch sizes, and thicknesses of the insulator. Along with an increase of the device pitch size and the thickness of the insulator, the breakdown voltage slowly improves due to a vertical field plate effect; however, the drain current and on-resistance degenerate, owing to a shrinking of the drift width. The nitride_RSO TDMOS is successfully fabricated, and the blocking voltage and specific on-resistance are 108 V and $1.1m{\Omega}cm^2$, respectively.