• Title/Summary/Keyword: TFT-LCD array

Search Result 54, Processing Time 0.03 seconds

Array Testing of TFT-LCD Panel with Integrated Gate Driver Circuits

  • Lee, Jonghwan
    • Journal of the Semiconductor & Display Technology
    • /
    • v.19 no.3
    • /
    • pp.68-72
    • /
    • 2020
  • A new method for array testing of TFT-CD panel with the integrated gate driver circuits is presented. As larger size/high resolution TFT-LCD with the peripheral driver circuits has emerged, one of the important problems for manufacturing is array testing on the panel. This paper describes the technology of detecting defective arrays and optimizing the array testing process. For the effective characterization of pixel array, the pixel storage capability is simulated and measured with voltage imaging system. This technology permits full functional testing during the manufacturing process, enabling fabrication of large TFT-LCD panels with the integrated driver circuits.

Simulations of TFT-LCD Array Characteristic with Driving TFT Types (구동 TFT에 따른 TFT-LCD Array 특성 시뮬레이션)

  • Hong, Sung-Jin;Lee, Jong-Hyuk;Lim, Dong-Hun;Choi, Jong-Sung
    • Proceedings of the KIEE Conference
    • /
    • 2002.11a
    • /
    • pp.71-73
    • /
    • 2002
  • 본 연구에서는 TFT-LCD 의 동작특성을 정확하게 계산하기 위해 준 실험적인 TFT 모델을 사용하여 a-Si TFT poly-Si TFT, Organic TFT에 대하여 파라미터를 추출하였다. 이렇게 추출된 TFT의 파라미터를 TFT-LCD 등가회로에 적용하여 화소의 동작 특성에 관하여 연구하였다. 또한 보다 정확한 시뮬레이션을 위하여 VLSI분야에서 사용되는 준 실험적인 정정용량 모델과 액정의 특성과 인가된 전압에 의존하는 액정 용량모델들을 사용하여 화소의 충 방전 특성을 시뮬레이션 하였는데 대면적 고화질의 패널일수록 특성이 우수한 TFT가 적용되어야 하며, 유기 TFT를 TFT-LCD에 적용시키기 위하여 유기 TFT의 성능향상 및 고전압의 구동방식이 필요하게 된다.

  • PDF

An outlook of liquid crystal display technology (액정디스플레이 기술의 발전전망)

  • Jang, Jin
    • Electrical & Electronic Materials
    • /
    • v.9 no.7
    • /
    • pp.745-754
    • /
    • 1996
  • 이글에서는 다음의 내용을 다루었다. 1. LCD의 기능 성능 향상, (1) CRT와 TFT-LCD의 기능, 성능 비교, (2) TFT-LCD의 기능, 성능향상을 위한 과제 2. TFT-LCD의 가격 및 수급현황 3. Poly-Si TFT-LCD전망 4. 투사형 TFT-LCD 5. 반사형 LCD 6. 필림형 LCD 7. 고분자 분산형 액정(PDLC)

  • PDF

Low Temperature Poly-Si Crystallization of Channel Region in TFT-LCD Array using FALC Process (TFT-LCD array에 FALC 공정을 적용한 채널영역의 저온결정화 연구)

  • 김윤수;최덕균
    • Proceedings of the Materials Research Society of Korea Conference
    • /
    • 2003.11a
    • /
    • pp.189-189
    • /
    • 2003
  • 최근, Low-temperature Poly-Si(LTPS) TFT시장이 새롭게 형성됨에 따라 저온결정화 기술 연구가 활발히 진행되고 있다. 그러나, 기존의 저온결정화방법에 비해 수율이 높고 생산단가를 낮출 수 있으며 대 면적 프로세스 적용이 가능한 결정화공정개발이 시급히 필요한 실정이다. 본 연구에서는 TFT-LCD array를 구성하고 있는 데이터 라인과 ITO 공통 전극이 개별 트랜지스터의 소스와 드레인에 연결되어있다는 점에 착안하여, 전계를 이용한 방향성유도결정화법(Field Aided Lateral Crystallization)을 이에 적용하였으며 채널영 역의 균일한 결정화를 위하여 컨택홀의 모양에 변화를 주어 결정화 실험을 진행하였다. 이 방법은 간단한 공정(TFT-LCD way를 통한 전계 인가 및 열처리)으로 패널내의 모든 채널영 역을 균일하게 결정화할 수 있을 것으로 기대되는 방식이다.

  • PDF

Development of TFT-LCD panel with reduced driver ICs

  • Kim, Sung-Man;Lee, Jong-Hyuk;Lee, Hong-Woo;Lee, Jong-Hwan;Choi, Kwang-Soo
    • 한국정보디스플레이학회:학술대회논문집
    • /
    • 2008.10a
    • /
    • pp.352-354
    • /
    • 2008
  • A 15.4" WXGA TFT-LCD, featuring integrated a-Si:H gate driver circuits and reduced data driver ICs, has been developed. To reduce number of data lines into 1/2 of conventional structure, the pixel array has been re-mapped with re-organized data signal. Unintended artificial effects such as flicker were removed by adopting the novel pixel array having a 'zigzag' map. To minimize the power consumption, a column inversion method was incorporated in the zigzag pixel array (Fig.1) without modifying the polarity map of conventional dot inversion method.

  • PDF

Array Simulation Characteristics and TFT-LCD Pixel Design Optimization for Large Size, High Quality Display (대면적 고화질의 TFT-LCD 화소 설계 최적화 및 어레이 시뮬레이션 특성)

  • 이영삼;윤영준;정순신;최종선
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 1998.11a
    • /
    • pp.137-140
    • /
    • 1998
  • An active-matrix LCD using thin film transistors (TFT) has been widely recognized as having potential for high-quality color flat-panel displays. Pixel-Design Array Simulation Tool (PDAST) was used to profoundly understand the gate si후미 distortion and pixel charging capability. which are the most critical limiting factors for high-quality TFT-LCDs. Since PDAST can simulate the gate, data and pixel voltages of a certain pixel on TFT array at any time and at any location on an array, the effect of the resistivity of gate line material on the pixel operations can be effectively analyzed. The gate signal delay, pixel charging ratio and level-shift of the pixel voltage were simulated with varying the parameters. The information obtained from this study could be utilized to design the larger area and finer image quality panel.

  • PDF

Simulations of TFT-LCD Pixel Characteristics with Different Driving Methods (구동방법에 따른 TFT-LCD 화소 특성 시뮬레이션)

  • Hong, Sung-Jin;Choi, Jong-Sun;Lee, Sin-Doo
    • Proceedings of the KIEE Conference
    • /
    • 2002.07c
    • /
    • pp.1603-1605
    • /
    • 2002
  • TFT-LCD is widely used for flat panel display. The large-size TFT-LCD panel requires a high speed driving and various driving methods because of signal delay, which is responsible for the shading effects. In this work, the floating and double driving methods are applied to Pixel Design Array Simulation Tool(PDAST) and the pixel characteristics of TFT-LCD array is simulated. Also, we have implemented the semi-empirical TFT model to PDAST, which makes to obtain a more accurate pixel characteristics.

  • PDF

Charging and Feed-Though Characteristic Simulation of TFT-LCD by Applying Several Driving Method (구동 방법에 따른 TFT-LCD의 충전 및 Feed-Though 특성 시뮬레이션)

  • Park, Jae-Woo;Kim, Tae-Hyung;Noh, Won-Yoel;Choi, Jong-Sun
    • Proceedings of the KIEE Conference
    • /
    • 2000.11c
    • /
    • pp.452-454
    • /
    • 2000
  • In recent years, the Thin Film Transistor Liquid Crystal Display (TFT-LCD) is used in a variety of products as an interfacing device between human and them. Since TFT-LCDs have trend toward larger Panel sizes and higher spatial and/or gray-scale resolution, pixel charging characteristic is very important for the large panel size and high resolution TFT-LCD pixel characteristics. In this paper, both data line precharging method and line time extension (LiTEX) method is applied to Pixel Design Array Simulation Tool (PDAST) and the pixel charging characteristics of TFT-LCD array were simulated, which were compared with the results calculated by both PDAST In which the conventional device model of a-Si TFTs and gate step method is implemented.

  • PDF

Simulations of Gate Driving Schemes for Large Size, High Quality TFT-LCD (대면적 고화질 TFT-LCD용 게이트 Driving에 관한 Simulation)

  • Jung, Soon-Shin;Yun, Young-Jun;Kim, Tae-Hyung;Choi, Jong-Sun
    • Proceedings of the KIEE Conference
    • /
    • 1999.07d
    • /
    • pp.1809-1811
    • /
    • 1999
  • In recent years, attempts have been made to greatly improve the display quality of active-matrix liquid crystal display devices, and many techniques have been proposed to solve such problems as gate delay, feed-through voltage and image sticking. Gate delay is one of the biggest limiting factors for large-screen-size, high-resolution thin-film transistor liquid crystal display (TFT/LCD) design. Many driving method proposed for TFT/LCD progress. Thus we developed gate driving signal generator. Since Pixel-Design Array Simulation Tool (PDAST) can simulate the gate, data and pixel voltages of a certain pixel on TFT array at any time and at any location on an array, the effect of the driving signals of gate lines on the pixel operations can be effectively analyzed.

  • PDF

Novel Structure of 21.6 inch a-Si:H TFT Array for the Direct X-ray Detector

  • Kim, Jong-Sung;Joo, In-Su;Choo, Kyo-Seop;Park, June-Ho;Chung, In-Jae
    • 한국정보디스플레이학회:학술대회논문집
    • /
    • 2000.01a
    • /
    • pp.13-14
    • /
    • 2000
  • 21.6" a-Si:H TFT array for direct conversion X-ray detector with 2480 by 3072 pixel is successfully developed. To obtain good X-ray image quality, novel structure, storage on BCB structure, is proposed. The structure reduces the parasitic capacitance of data line, one of the main sources of signal noise. Also, the structure shows higher failure resistance against defects than that of the old design.

  • PDF