• Title/Summary/Keyword: T-DTV

Search Result 41, Processing Time 0.021 seconds

An Architecture of the Resampler for DVB-T2 Demodulation (DVB-T2 복조기를 위한 재표본화기 구조)

  • Kim, See-hyun
    • Journal of IKEEE
    • /
    • v.15 no.4
    • /
    • pp.281-286
    • /
    • 2011
  • DVB-T2 is a next generation DTV transmission standard, which supports various channel bandwidths. Since the symbol rate of the DVB-T2 signal is changed according to its bandwidth, the received signal needs to be sampled at a different frequency. The sampling frequency should be also adjusted depending on the sampling frequency offset due to the frequency error in the local oscillator. The sampling frequency can be locked into the symbol frequency by resampling the sampled data by ADC running at a fixed frequency. In this paper a resampler architecture for DVB-T2 is proposed. And the simulation results reveal the spectral characteristics of each subcarriers used in DVB-T2 system.

Analysis on the reception performance of using dual stream for terrestrial DTV (이중 스트림 기술이 지상파 DTV 수신 성능 개선에 미치는 영향 분석)

  • 지금란;김대진;김성훈;심용훈;김승원
    • Proceedings of the Korean Society of Broadcast Engineers Conference
    • /
    • 2002.11a
    • /
    • pp.37-42
    • /
    • 2002
  • 본 논문은 ATSC T3/S9에 수신 성능 개선을 위해 제안된 방식 중 이중 스트림 기술을 알아보고 Robust 8-VSB와 Pseudo 2-VSB의 등화기에서 강인 데이터가 일반 데이터의 성능에 미치는 영향을 비교 분석하기 위해 전산 모의 실험을 실시하였다. 그 결과 Robust 8-VSB 방식은 이용된 모든 채널 환경에서 강인 데이터가 일반데이터의 성능 개선에 도움을 주지만, Pseudo 2-VSB방식의 경우는 채널 환경이 나쁜 경우에 강인 데이터가 일반 데이터의 성능 개선에 도움을 주는 것을 보여주었다.

  • PDF

An Equalization Technique of Dual-Feedback Structure in ATSC DTV Receivers (ATSC DTV 수신기를 위한 이중 후방필터 구조의 결정 궤환 등화기)

  • Oh, Young-Ho;Kim, Dae-Jin
    • Journal of Broadcast Engineering
    • /
    • v.10 no.4 s.29
    • /
    • pp.540-547
    • /
    • 2005
  • In the DFE(Decision Feedback Equalizer) for ATSC DTV receivers, there are decision errors in the slicer or. the simplified trellis decoder, and these decided false data comes to the feedback filter to make the error propagation phenomenon. The error propagation degrades the equalizer performance by increasing residual errors as well as slowing down the convergence rate. In this paper we propose a dual-feedback equalization structure. There are two feedback filters. One is the decision feedback filter which uses the simplified trellis decoder output data, the other is non-decision feedback filter which uses the equalizer output data. The additional non-decision feedback filter doesn't introduce the error propagation, so it can compensate the error propagation. The proposed structure accelerates the convergence rate as well as reduces output men-square error(MSE). We analyzed the performance enhancement of DTV receiver using dual-feedback equalization structure.

Improved Hybrid MIMO Scheme for Next Generation Communication System (차세대 통신 시스템을 위한 향상된 하이브리드 MIMO 기법)

  • Jo, Bong-Gyun;Han, Dong-Seog
    • Journal of Broadcast Engineering
    • /
    • v.16 no.6
    • /
    • pp.969-976
    • /
    • 2011
  • In this paper, a terrestrial transmission system is proposed for the next generation digital television (DTV) system by applying a hybrid multi-input multi-output (MIMO) technology based on linear dispersion codes (LDCs). The digital video broadcasting-2nd generation terrestrial (DVB-T2) system adopted a space time block code (STBC) for improving receive performance. However, the data rate of STBC is not increased in proportion to the transmitter. The hybrid STBC scheme utilizes several STBC transmission blocks for increasing data rate. It is possible to increase the data rate and performance in the receiver by utilizing LDC. The performances of the proposed and conventional hybrid STBC schemes are evaluated through computer simulations.

The design and implementation of an universal interface with serial and parallel formats for DTV transport stream (DTV 트랜스포트 스트림용 만능 직.병렬 인터페이스 설계 및 구현)

  • 유종언;장용석;고영욱;김대진;김은도
    • Proceedings of the IEEK Conference
    • /
    • 2001.09a
    • /
    • pp.323-326
    • /
    • 2001
  • DTV 방송 신호를 수신하거나 송신하는 장비의 경우 대부분 한두 가지 인터페이스 방식을 이용하여 서로 통신을 하고 있다. 따라서 서로 다른 인터페이스 포맷을 사용하여 스트림을 전송하는 경우 기존의 장비를 사용하지 못하는 경우가 많이 있다. 본 논문에서는 이런 장비들 사이에서 주고받는 스트림의 포맷을 자유로이 연결 가능하도록 해주는 인터페이스를 설계 및 구현하였다. 본 논문에서 구현한 인터페이스는 스트림 자체 내용은 변경하지 않고, 송·수신하기 위한 인터페이스 규격에 스트림을 적용하여 자유로이 송·수신할 수 있도록 하였다. 구현한 인터페이스 규격은 SMPTE 310M, ASI(Asynchronous Serial Inerface), SPI (Synchronous Parallel Interface)와 셋탑박스에서 사용하는 TS(Transport Stream)의 네 가지로 서로간에 송·수신 가능하도록 매트릭스 형태를 취하고 있다. 주요 블록은 YHDL 코딩을 이용하여 설계를 하였으며, FPGA(EPF10K10T144)를 사용하였다.

  • PDF

Analysis on the Reception Performance Due to Dual Stream Techniques in Enhanced ATSC DTV Receivers (Enhanced ATSC DTV수신기의 이중 스트림 기법에 따른 수신 성능 분석)

  • Lee Jun Sik;Kim Dae Jin;Kim Sung Hoon;Ji Kum Ran;Lee Jae Young;Kim Seung Won
    • Proceedings of the Korean Society of Broadcast Engineers Conference
    • /
    • 2003.11a
    • /
    • pp.171-174
    • /
    • 2003
  • 본 논문은 기존의 표준 8-VSB 방식의 DTV 수신 성능 개선을 위해 ATSC T3/S9에 제안되었던 기술 중에서 현재 새로운 표준안으로 채택이 유력시되는 Zenith/ATI의 Enhanced 8-VSB 방식과 Philips의 Pseudo 2-VSB 방식에 대해 살펴보고, 다양한 채널 환경에 대해서 전산 모의 실험을 실시하여 자 방식의 수신 성능을 비친, 분석하였다. 이중 스트림 기술을 사용하였을 때, 강인한 트렐리스 부호화를 거친 강인데이터의 성능 개선 정도와 강인데이터가 표준데이터에 미치는 성능 개선 정도를 SNR에 따른 트렐리스 디코더의 바이트 에러율을 통해서 비교, 분석하였다.

  • PDF

A Design of the Demapper Using Channel State Information for COFDM Demodulator (COFDM 복조기에서의 채널상태정보를 이용한 디매퍼의 설계)

  • Kang, Kyung-Jin;Lee, Weon-Cheol
    • Journal of the Korean Institute of Telematics and Electronics S
    • /
    • v.36S no.10
    • /
    • pp.21-29
    • /
    • 1999
  • This paper is concerning about the demapping method using the pilots inserted in transmitter in COFDM(Coded Orthogonal Frequency Division Multiplexing) demodulator which is the standard transmission method of terrestrial digital TV system in Europe(DVB-T). We have presented a simple and efficient method of CSI(Channel State Information) generation and demapping method using CSI. The CSI was derived from the pilot carriers inserted with comb-type among the received active carriers, which is defined as a SNR. From the simulation results for the 3 different constellations of the receiver, we could confirm that the system performance comparing with conventional soft decision method has been improved under DVB-T standard Rayleigh and Ricean fading channel.

  • PDF

Implementation of Viterbi Decoder on Massively Parallel GPU for DVB-T Receiver (DVB-T 수신기를 위한 대규모 병렬처리 GPU 기반의 비터비 복호기 구현)

  • Lee, KyuHyung;Lee, Ho-Kyoung;Heo, Seo Weon
    • Journal of the Institute of Electronics and Information Engineers
    • /
    • v.50 no.9
    • /
    • pp.3-11
    • /
    • 2013
  • Recently, a plenty of researches have been conducted using the massively parallel processing of GPU for the implementation of communication system. In this paper, we tried to reduce software simulation time applying GPU with sliding block method to Viterbi decoder in DVB-T system which is one of European DTV standards. First of all, we implement DVB-T system by CPU and estimate cost time whereby the system processes one OFDM symbol. Secondly, we implement Viterbi decoder by software using NVIDIA's massive GPU processor. In our work, stream process method is applied to reduce the overhead for data transfer between CPU and GPU, as well as coalescing method to lower the global memory access time. In addition, data structure design method is used to maximize the shared memory usage. Consequently, our proposed method is approximately 11 times faster in 2K mode and 60 times faster in 8K mode for the process in Viterbi decoder.

Development of DVB-T reception module based on Ali M3330 MPEG-2 decoder processor (ALi M3330 MPEG-2 디코더 프로세서 기반의 DVB-T 수신 모듈 개발)

  • Kim, Min-Sung;Jun, Do-Young;Yang, So-Jung;You, Hong-Hyun;Hong, Sung-Hoon
    • Proceedings of the KIEE Conference
    • /
    • 2007.04a
    • /
    • pp.169-171
    • /
    • 2007
  • This paper presents the development of DVB-T reception module including the RF-tuner. For the development of the reception module, we design the board using the ALi M3330 MPEG-2 decoder processor and implement its device driver. Simple On-Screen Display (OSD) applications are also designed on the middleware of ALi M3330 MPEG-2 decoder processor. To evaluate the performance of reception module, we test the decoding operations using the input TS stream generated by DVB-T stream generator and confirm the correctness of its functional operations.

  • PDF

Implementation of 500BASE-T with 2 Pairs UTP (2조 UTP를 이용한 500BASE-T의 구현)

  • Chung, Hae;Jeon, Seong-Bae;Kim, Jin-Hee;Park, Hyung-Jin
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.36 no.10B
    • /
    • pp.1150-1158
    • /
    • 2011
  • More than 100 Mbps rate is needed in the UBcN for a subscriber to receive broadband traffics with multi-channel like UDTV or 3DTV. Although the optical fiber is recently deployed for the FTTH, the UTP is the most widely used medium and will be used in UBcN age. Network providers may consider the 1000BASE-T or the vectorized VDSL if they adopts the UTP in the place where does not have optical fibers. But UTP should be expanded because 1000BASE-T and vectorized UTP needs 4 and 3 pairs cable, respectively while residential region has not exceeding 2 pair UTP cable. To solve the problem, we propose a 500BASE-T technology using 2 pairs UTP in this paper. The technology introduces a rate adaptation sublayer and a SERDES sublayer above and under the PCS, respectively. The rate adaptation sublayer is compatible for the GMII. Also, if we modify the SERDES sublayer, the technology can easily obtain 250BASE-T with 2 pairs UTP. We implement such functions with FPGA and analog board and verify the function of rate adaptation and symbol vector synchronization, and effective transmission rate by experiments. In particular, we show that link efficiency is increased by enable control in the rate adaptation sublayer.