• Title/Summary/Keyword: System IC

Search Result 1,159, Processing Time 0.026 seconds

Algorithm Development of Electric Door Lock for Security Improvement (전자 도어록의 보안성 향상을 위한 알고리즘 개발)

  • 장긍덕;고영준;남효덕;장호경
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2001.07a
    • /
    • pp.515-518
    • /
    • 2001
  • In this study, the electric door lock using the password input system for security improvement was fabricated. The security has been improved by using the multiple micro process. The controller with solenoid valve has been designed indirect driving system for releasing the door lock system. Also, the self checkup system for improving the trustworthy was developed with two kinds of micro process. The results will be applied IC card system and fingerprint identification system for security improvement.

  • PDF

Design of an 1.8V 8-bit 500MSPS Cascaded-Folding Cascaded-Interpolation CMOS A/D Converter (1.8V 8-bit 500MSPS Cascaded-Folding Cascaded-Interpolation CMOS A/D 변환기의 설계)

  • Jung Seung-Hwi;Park Jae-Kyu;Hwang Sang-Hoon;Song Min-Kyu
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.43 no.5 s.347
    • /
    • pp.1-10
    • /
    • 2006
  • In this paper, an 1.8V 8-bit 500MSPS CMOS A/D Converter is proposed. In order to obtain the resolution of 8bits and high-speed operation, a Cascaded-Folding Cascaded-Interpolation type architecture is chosen. For the purpose of improving SNR, Cascaded-folding Cascaded-interpolation technique, distributed track and hold are included [1]. A novel folding circuit, a novel Digital Encoder, a circuit to reduce the Reference Fluctuation are proposed. The chip has been fabricated with a $0.18{\mu}m$ 1-poly 5-metal n-well CMOS technology. The effective chip area is $1050{\mu}m{\times}820{\mu}m$ and it dissipates about 146mW at 1.8V power supply. The INL and DNL are within ${\pm}1LSB$, respectively. The SNDR is about 43.72dB at 500MHz sampling frequency.

Analysis of the Suitability of Japan's Regional Navigation Satellite System for Domestic Navigation (국내 항해를 위한 일본 지역위성항법시스템 활용의 적합성 분석)

  • PARK, Sang Hyun;LEE, Jong Cheol
    • Journal of the Korean Society of Marine Environment & Safety
    • /
    • v.27 no.6
    • /
    • pp.808-814
    • /
    • 2021
  • The International Maritime Organization (IMO) explicitly stipulates the required performance of satellite based radio-navigation systems available for navigational purposes. Until 2019, the IMO had only recognized systems that could be serviced globally for satellite based radio-navigation. However, India's regional navigation satellite system has been approved recently, and other regional navigation satellite systems have also been made available for maritime navigation. Thus far, the IMO has approved the use of a total of five satellite navigation systems, such as the GPS, GLONASS, Galileo, BeiDou, and NavIC. In Korea, in addition to the four satellite based radio-navigation systems that are used excluding NavIC, Japan's regional navigation satellite system that has not yet been approved can be received. Japan has requested the IMO to recognize the QZSS as a WWRNS to formalize its use for ocean navigations. Given that the service coverage of the QZSS is not limited to Japanese territorial waters and also includes Korean waters, the suitability analysis of the QZSS for domestic navigation is important for maritime safety. This study aims to analyze the suitability of using the QZSS for domestic navigation. Accordingly, this work explores the status and plans of the QZSS as well as the performance required by the IMO for recognition as a WWRNS. The methods and environmental conditions examined in this work are described, and the analyzed results are presented in terms of positioning accuracy and availability.

Passive Telemetry Capacitive Humidity Sensor System using RLSE Algorithm (RLSE알고리즘을 이용한 원격 정전용량형 습도 센서 시스템)

  • Kyung-Yup Kim;Joon-Tark Lee
    • Journal of Advanced Marine Engineering and Technology
    • /
    • v.28 no.4
    • /
    • pp.569-576
    • /
    • 2004
  • In this paper, passive telemetry capacitive humidity sensor system using a RLSE(Recursive Least Square Estimation) technique is proposed. To overcome the problem like power limits and complications that general passive telemetry sensor system including IC chip has, the principle of inductive coupling is applied to model the sensor system. Specially. by applying the forgetting factor we show that the accuracy of its estimation can be improved even in the case of time varying parameter and also the convergence time can be reduced.

Development of PALplus Digital Decoder System for the European 2nd Generation Wide TV (유럽향 2세대 Wide TV용 PALplus 디지털 디코더 시스템의 개발)

  • 김정훈;이민승;정태홍;송동일;이명호
    • Proceedings of the Korean Society of Broadcast Engineers Conference
    • /
    • 1997.11a
    • /
    • pp.101-106
    • /
    • 1997
  • Palplus system is a new European 16:9 wide screen TV format which has a full compatibility with standard PAL and the system has a advantage of improving picture quality by the reduction of cross color and cross luminance as well as making use of the full horizontal luminance bandwidth of the PAL system. We implemented European 16:9 PALplus Digital decoder(625/50/2:1) system using SVP(Serial Video Processor) IC and discrete helper demodulator.

  • PDF

Design of an FPGA-based IP Using SPARTAN-3E Embedded system

  • Moon, Sang-Ook
    • Journal of information and communication convergence engineering
    • /
    • v.9 no.4
    • /
    • pp.428-430
    • /
    • 2011
  • Recent semiconductor design technology has been substantially developed that we can design a micro-system on a chip as well as implementing an application specific IC in an FPGA. SPARTAN-3E developed by Xilinx is equipped with an FPGA that holds as much as 500 thousand transistors connected with MicroBlaze softcore microprocessor bus system. In this paper, we discuss a method of implementing an embedded system using the SPARTAN-3E. We also explain the peripherals and the bus protocols and the expandability of this kind of embedded systems.

Complexity Metrics for Analysis Classes in the Unified Software Development Process (Unified Process의 분석 클래스에 대한 복잡도 척도)

  • 김유경;박재년
    • The KIPS Transactions:PartD
    • /
    • v.8D no.1
    • /
    • pp.71-80
    • /
    • 2001
  • Object-Oriented (OO) methodology to use the concept like encapsulation, inheritance, polymorphism, and message passing demands metrics that are different from structured methodology. There are many studies for OO software metrics such as program complexity or design metrics. But the metrics for the analysis class need to decrease the complexity in the analysis phase so that greatly reduce the effort and the cost of system development. In this paper, we propose new metrics to measure the complexity of analysis classes which draw out in the analysis phase based on Unified Process. By the collaboration complexity, is denoted by CC, we mean the maximum number of the collaborations can be achieved with each of the collaborator and detennine the potential complexity. And the interface complexity, is denoted by IC, shows the difficulty related to understand the interface of collaborators each other. We prove mathematically that the suggested metrics satisfy OO characteristics such as class size and inheritance. And we verify it theoretically for Weyuker' s nine properties. Moreover, we show the computation results for analysis classes of the system which automatically respond to questions of the it's user using the text mining technique. As we compared CC and IC to CBO and WMC, the complexity can be represented by CC and IC more than CBO and WMC. We expect to develop the cost-effective OO software by reviewing the complexity of analysis classes in the first stage of SDLC (Software Development Life Cycle).

  • PDF

The Electrical De연세대학교 전기전자공학과gradation Rate of a Bi-2223 wires by the Various Transferred Current (수송전류에 따른 Bi-2223 선재의 전기적 열화)

  • Bae, Duck-Kweon;Lee, Sang-Jin;Bae, Joon-Han;Ko, Tae-Kuk;Park, Kyong-Yop
    • Proceedings of the KIEE Conference
    • /
    • 2002.07b
    • /
    • pp.831-834
    • /
    • 2002
  • Several companies in the world are marketing superconducting wires, films and bulks. High-Tc superconducting systems using these superconductors are begun to commercialize. For the successful realization or commercialization of superconducting system used Bi-2223 wires, the database on the degradation of critical current is essentially needed. In this paper, the electrical degradation of a Bi-2223 wires is measured. The electrical degradation rate was measured after the certain time of continuous current transportation. Specimens have the length of 190cm and double-pancakes coil have the length of 10m were tested. Tested Bi-2223 wires are commercialized product has 115A of Ic. When the transportation current was 95% of Ie, the degradation of Ic was appeared after 5 hours of transportation time. When the transferred current is enough larger than Ic, Bi-2223 double pancake is damaged seriously.

  • PDF

Characteristics of 3-Dimensional Integration Circuit Device (3차원 집적 회로 소자 특성)

  • Park, Yong-Wook
    • The Journal of the Korea institute of electronic communication sciences
    • /
    • v.8 no.1
    • /
    • pp.99-104
    • /
    • 2013
  • As a demand for the portable device requiring smaller size and better performance is in hike, reducing the size of conventionally used planar 2 dimensional integration circuit(IC) cannot be a solution for the enhancement of the semiconductor integration circuit technology due to an increase in RC delay among interconnects. To address this problem, a new technology of 3 dimensional integration circuit (3D-IC) has been developing. In this study, three-dimensional integrated device was investigated due to improve of reducing the size, interconnection problem, high system performance and functionality.

MAGFET Hybrid IC with Frequency Output (주파수 출력을 갖는 MAGFET Hybrid IC)

  • Kim, Si-Hon;Lee, Cheol-Woo;Nam, Tae-Chul
    • Journal of Sensor Science and Technology
    • /
    • v.6 no.3
    • /
    • pp.194-199
    • /
    • 1997
  • When voltage or current gets out of the magnetic sensor as it is, we have often faced the problems such as introduction of noise and loss of voltage. In order to reduce these problems, a 2 drain MAGFET operating in the saturation region and fabricated by CMOS process, the system of I/V converter, VCO with operational amplifier, and V/F conversion circuits with Schmitt Trigger are designed and fabricated in one package. The absolute sensitivity of magnetic sensor shows 1.9 V/T and the product sensitivity is $3.2{\times}10^{4}\;V/A{\cdot}T$. The characteristic of V/F conversion is very stabilized and has the value of 190 kHz/T.

  • PDF