• Title/Summary/Keyword: Switch Mode

Search Result 537, Processing Time 0.031 seconds

Synthesis and Implementation of a Multi-Port DC/DC Converter for Hybrid Electric Vehicles

  • Santhosh, T. K.;Natarajan, K.;Govindaraju, C.
    • Journal of Power Electronics
    • /
    • v.15 no.5
    • /
    • pp.1178-1189
    • /
    • 2015
  • A non-isolated Multiple Input Converter (MIC) with an input port, two storage ports and a load port is proposed. The synthesis of the proposed four port converter with its switch realization is presented. A steady state analysis of each operating mode with a small-signal model is derived, and a stability analysis is done. A mode selection controller is proposed to automatically choose a specific operating mode based on the voltage levels of the different source and storage units. In addition, a voltage control loop is used to regulate the output voltage. A 200W prototype is built with a TMS320F28027 DSP controller to test the feasibility of the operating modes. Simulation and experimental results show the ability of the proposed converter to handle multiple inputs either individually or simultaneously.

Fabrication of Prototype Persistent Current Switch System Using by BSCCO-2223 Tape (BSCCO-2223 선재를 이용한 Prototype 영구전류스위치 시스템의 제작)

  • 강형구;김정호;이응로;안민철;김호민;윤용수;오상수;주진호;고태국
    • Proceedings of the Korea Institute of Applied Superconductivity and Cryogenics Conference
    • /
    • 2001.02a
    • /
    • pp.72-75
    • /
    • 2001
  • The persistent current mode operation of HTS coils is one of the key technologies required for very high-field MRI magnets composed of LTS and HTS coils. But to date, the fabrication of persistent current mode system using HTS is not investigated well. In this paper, we fabricated the magnet and PCS using by BSCCO-2223 tape and jointed them with solder. The current decay behavior of the circuit was measured in liquid nitrogen by monitoring the magnetic field in the centre of magnet with a Hall sensor. To enhance the characteristic of persistent current mode system, superconducting joint method should be investigated.

  • PDF

Flow/Pressure/Power Control of Hydraulic Pump Utilizing Switching Control Mode (스위칭 제어 모드를 이용한 유압펌프의 유량/압력/동력 제어)

  • Jung, D.S.;Kim, H.E.
    • Transactions of The Korea Fluid Power Systems Society
    • /
    • v.4 no.4
    • /
    • pp.8-14
    • /
    • 2007
  • The electro-hydraulic pump is usually used in testing equipments which require one control function. But until now, it is not applied to industrial equipments which are exposed to severe working environment and require various control functions. This paper proposes a technique which controls continuously flow, pressure and power by utilizing switching control mode. Mathematical model is developed from the continuity equation for the pressurized control volume and the torque balance for the swash plate motion. To simplify the model we make the linear state equation by differentiating the nonlinear model. We analyze the stability and disturbance by using the state variable model. Finally, we review the control performances of flow, pressure and power by tests using PID controller.

  • PDF

Mode analysis for the AT Forward MRC (AT 포워드 다중공진형 컨버터의 동작 모드 해석)

  • Kim, Sang-Il;Kim, Hee-Jun;Kim, Chang-Sun;Oh, Won-Seak
    • Proceedings of the KIEE Conference
    • /
    • 1999.07f
    • /
    • pp.2691-2694
    • /
    • 1999
  • The multi-resonant converter(MRC) can reduce the switching losses exiting in a converter, so it is capable of operating at a high frequency. Such a few MHz high frequency application provides a high power density [$W/inch^{3}$]. But the high voltage stress across a switch of the resonant circuit is about 4$\sim$5 times the input voltage, it causes increasing of the conduction loss in MRC. In this paper, the mode analysis for the suggested AT Forward MRC with low voltage stress is discussed. The operational modes of the AT Forward MRC are divided to 8 equivalent modes according to the two switching sequences, Each mode is analyzed over all of the paper.

  • PDF

A 2.7Gbps & 1.62Gbps Dual-Mode Clock and Data Recovery for DisplayPort in $0.18{\mu}m$ CMOS

  • Lee, Seung-Won;Kim, Tae-Ho;Lee, Suk-Won;Kang, Jin-Ku
    • Journal of IKEEE
    • /
    • v.14 no.1
    • /
    • pp.40-46
    • /
    • 2010
  • This paper describes a clock and data recovery (CDR) circuit that supports dual data rates of 2.7Gbps and 1.62Gbps for DisplayPort standard. The proposed CDR has a dual mode voltage-controlled oscillator (VCO) that changes the operating frequency with a "Mode" switch control. The chip has been implemented using $0.18{\mu}m$ CMOS process. Measured results show the circuit exhibits peak-to-peak jitters of 37ps(@2.7Gbps) and 27ps(@1.62Gbps) in the recovered data. The power dissipation is 80mW at 2.7Gbps rate from a 1.8V supply.

Analysis of Interleaved Boost Power Factor Corrector (Interleaved 승압형 역률보상 컨버터의 해석)

  • Heo, Tae-Won;Park, Jee-Ho;Roh, Tae-Kyun;Chung, Jae-Lyoun;Kim, Dong-Wan;Woo, Jung-In
    • The Transactions of the Korean Institute of Electrical Engineers P
    • /
    • v.51 no.4
    • /
    • pp.186-192
    • /
    • 2002
  • In this paper, interleaved boost power factor corrector(IBPFC) is applied as a pre-regulator in switch mode power supply. IBPFC can reduce input current ripple and effectively increase the switching frequency without increasing the switching losses, because input current is divided each 50% by two switching devices. IBPFC can be classified as three cases by duty ratio condition in continuous current mode and be carried out state space average modeling. According to the modeling, steady and transient state analysis is performed by steady elements and perturbation element. Control transfer function is derived for design of control system.

Sub-1.2-V 1-Gb Mobile DRAM with Ultra-low Leakage Current (극저 누설전류를 가지는 1.2V 모바일 DRAM)

  • Park, Sang-Kyun;Seo, Dong-Il;Jun, Young-Hyun;Kong, Bai-Sun
    • Proceedings of the IEEK Conference
    • /
    • 2007.07a
    • /
    • pp.433-434
    • /
    • 2007
  • This paper describes a low-voltage dynamic random-access memory (DRAM) focusing on subthreshold leakage reduction during self-refresh (sleep) mode. By sharing a power switch, multiple iterative circuits such as row and column decoders have a significantly reduced subthreshold leakage current. To reduce the leakage current of complex logic gates, dual channel length scheme and input vector control method are used. Because all node voltages during the standby mode are deterministic, zigzag super-cutoff CMOS is used, allowing to Preserve internal data. MTCMOS technique Is also used in the circuits having no need to preserve internal data. Sub-1.2-V 1-Gb mobile DDR DRAM employing all these low-power techniques was designed in a 60 nm CMOS technology and achieved over 77% reduction of overall leakage current during the self-refresh mode.

  • PDF

Polynomial Time Algorithm for Satellite Communications Scheduling Problem with Capacity Constrainted Transponder

  • Lee, Sang-Un
    • Journal of the Korea Society of Computer and Information
    • /
    • v.21 no.6
    • /
    • pp.47-53
    • /
    • 2016
  • This paper deals with the capacity constrained time slot assignment problem(CTSAP) that a satellite switches to traffic between $m{\times}n$ ground stations using on-board $k{\leq}_{min}\{m,n\}$ k-transponders switching modes in SS/TDMA time-division technology. There was no polynomial time algorithm to solve the optimal solution thus this problem classified by NP-hard. This paper suggests a heuristic algorithm with O(mn) time complexity to solve the optimal solution for this problem. Firstly, the proposed algorithm selects maximum packet lengths of $\({mn \atop c}\)$ combination and transmits the cut of minimum packet length in each switching mode(MSMC). In the case of last switching mode with inefficient transmission, we applies a compensation strategy to obtain the minimum number of switching modes and the minimum makespan. The proposed algorithm finds optimal solution in polynomial time for all of the experimental data.

Design of Robust, Optimal Controller using Sliding Mode (슬라이딩 모드를 이용한 견실 최적 제어기 설계)

  • Byun, Ji-Young;You, Kwan-Ho
    • Proceedings of the KIEE Conference
    • /
    • 2003.11c
    • /
    • pp.580-583
    • /
    • 2003
  • The general time optimal control law provides the optimal solution for a minimum time control problem. But in most real systems with disturbances and model uncertainties, the time optimal control law leads to chattering effect. This chattering effect can cause the system to be unstable. Therefore, we propose a robust optimal control algorithm for the nonlinear second order systems with model uncertainty. The proposed algorithm is combined with bang-bang control and sliding mode control. Thus the proposed algorithm has two state space regions to implement to control algorithm. In each region, the appropriate linear or nonlinear feedback control law is used satisfying the dynamic system equations. Simulation results show the superiority of the proposed controller in comparison with pure time optimal control(bang-bang control).

  • PDF

Adaptive Minimum Sleep Window Algorithm for Saving Energy Consumption in IEEE 802.16e (IEEE 802.16e에서의 에너지 절약을 위한 적응적 최소 수면 구간 결정 알고리즘)

  • Jung, Woo-Jin;Lee, Tae-Jin;Chung, Yun-Won;Chung, Min-Young
    • Journal of Internet Computing and Services
    • /
    • v.9 no.4
    • /
    • pp.11-20
    • /
    • 2008
  • IEEE 802.16e has adopted sleep mode to minimize energy consumption of mobile nodes with high speed mobility. If the Base Station (BS) has no data to be sent to a Mobile Subscriber Station (MSS) at the instant of ending sleep window of the MSS, the MSS increases its sleep window interval by double until the window interval reaches to the maximum sleep window interval. Thus, during the operation of sleep mode, MSS repeatedly performs switch on/off action until there exist frames to be received from BS. The switch on/off operation significantly consumes energy of MSS. To effectively deal with the energy of the MSS, this paper proposes an algorithm which decides the minimum sleep window interval that will be used in next sleep mode based on the current sleep window interval. We evaluate the performance of IEEE 802.16e sleep mode algorithm and our proposed algorithm in terms of energy consumption and blocking probability. Compared with the current sleep mode algorithm used in IEEE 802.16e, the proposed algorithm decreases the energy consumption by about 30% without increasing blocking probability.

  • PDF