• Title/Summary/Keyword: Storage Buffer

Search Result 263, Processing Time 0.02 seconds

Effect of Food Additives on Inhibiting the Browning of Model Solutions for Doenjang (Synergist로서 사용된 식품첨가물이 된장모델액의 갈변억제에 미치는 영향)

  • Kwak, Eun-Jung;Lim, Seong-Il
    • Journal of the Korean Society of Food Science and Nutrition
    • /
    • v.36 no.5
    • /
    • pp.589-594
    • /
    • 2007
  • The effect of synergists having chelating ability on inhibiting browning were studied with a giucose-glutamic acid model for doenjang containing citric acid as the anti-browning agent and iron ion. The model solutions were prepared by dissolving 0.1 M glucose, 0.1 M glutamic acid, 50 mM citric acid, 0.2 mM $FeCl_2$ and synergist in 1 M phosphate buffer (pH 7.0), heating at $50^{\circ}C$ for 24 hr and storing at $30^{\circ}C\;or\;40^{\circ}C$ for four weeks. Synergists were chitosan, gallic acid, methyl benzoate, pyrophosphate and tannic acid; they were used at the following concentrations: gallic acid, pyrophosphate and tannic acid at 0.015% and 0.15%; chitosan and methyl benzoate at 0.0075% and 0.015%. Anti-browning capacities had a tendency to decrease greatly after three weeks in the case of storage at $30^{\circ}C$, whereas they decreased with storage time during storage at $40^{\circ}C$. However, anti-browning capacities of samples containing 0.015% tannic acid and 0.15% pyrophosphate were higher than that of sample without synergist by 32% after storage at $30^{\circ}C$ for four weeks. Gallic acid, tannic acid and pyrophsphate also inhibited the formation of Maillard reaction intermediates such as fluorescent compound and 3-deoxyglucosone due to the high chelating ability with iron ion after four weeks of storage at $30^{\circ}C$. The effect of these compounds on the inhibition of formation of Maillard reaction intermediates was higher at 0.15% than at 0.015%. Moreover, gallic acid increased the browning by forming colored complexes, and tannic acid generated black precipitates. Therefore, pyrophosphate of food additives was found to be the most useful synergist of citric acid, the anti-browning agent for doenjang.

Data Stream Storing Techniques for Supporting Hybrid Query (하이브리드 질의를 위한 데이터 스트림 저장 기술)

  • Shin, Jae-Jyn;You, Byeong-Seob;Eo, Sang-Hun;Lee, Dong-Wook;Bae, Hae-Young
    • Journal of Korea Multimedia Society
    • /
    • v.10 no.11
    • /
    • pp.1384-1397
    • /
    • 2007
  • This paper proposes fast storage techniques for hybrid query of data streams. DSMS(Data Stream Management System) have been researched for processing data streams that have busting income. To process hybrid query that retrieve both current incoming data streams and past data streams data streams have to be stored into disk. But due to fast input speed of data stream and memory and disk space limitation, the main research is not about querying to stored data streams but about querying to current incoming data streams. Proposed techniques of this paper use circular buffer for maximizing memory utility and for make non blocking insertion possible. Data in a disk is compressed to maximize the number of data in the disk. Through experiences, proposed technique show that bursting insertion is stored fast.

  • PDF

Advanced Disk Block Caching Algorithm for Disk I/O sub-system (디스크 입출력 서브시스템을 위한 개선된 디스크 블록 캐싱 알고리즘)

  • Jung, Soo-Mok;Rho, Kyung-Taeg
    • Journal of the Korea Society of Computer and Information
    • /
    • v.12 no.6
    • /
    • pp.139-146
    • /
    • 2007
  • A hard disk. which can be classified as an external storage is usually capacious and economical. In spite of the attractive characteristics and efforts on the performance improvement, however, the operation of the hard disk is apparently slower than a processor and the advancement has also been slowly conducted since it is based on mechanical process. On the other hand. the advancement of the processor has been drastically performed as semiconductor technology does. So, disk I/O sub-system becomes bottleneck of computer systems' performance. For this reason. the research on disk I/O sub-system is in progress to improve computer systems' performance. In this paper, we proposed multi-level LRU scheme and then apply it to the computer systems with buffer cache and disk cache. By applying the proposed scheme to computer systems. the average access time to ask blocks can be decreased. The efficiency of the proposed algorithm was verified by simulation results.

  • PDF

Performance Analysis of Request Handling Schemes for Intelligent Peripherals (IP용 서비스 요청 처리방식의 성능 분석)

  • 최고봉;윤종호;권기호
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.19 no.7
    • /
    • pp.1321-1334
    • /
    • 1994
  • This paper presents the service handling schemes of an intelligent peripheral(IP) which provides the service function as a physical entity in the intelligent network. Four service request handling scheme are compared for and IP which can handle both ordinary requests and prioritized requests on the blocked-call-delayed basis. Delayed requests are assumed to be stored in a finite storage buffer. Scheme-I exclusively allows prioritized requests be stored and to use a fixed number of reserved servers. The other three schemes without reserved servers(Scheme-II.III,and IV) allow both types of requests to be stored and prioritized requests pushout ordinary requests if the buffer is full. For these four schemes, the blocking probabilities and delay distributions of both types of requests are numerically obtained. From the numericall results, the schemes without reserved servers reduce the blocking probability of ordinary requists without a severe penalty on proritized requests. For three schemes without reserved servers, it is noted that prioritized requests should br served on the first-in, first-out basis, and ordinary requests should be served on the last-in, first-out basis.

  • PDF

Storage I/O Subsystem for Guaranteeing Atomic Write in Database Systems (데이터베이스 시스템의 원자성 쓰기 보장을 위한 스토리지 I/O 서브시스템)

  • Han, Kyuhwa;Shin, Dongkun;Kim, Yongserk
    • Journal of KIISE
    • /
    • v.42 no.2
    • /
    • pp.169-176
    • /
    • 2015
  • The atomic write technique is a good solution to solve the problem of the double write buffer. The atomic write technique needs modified I/O subsystems (i.e., file system and I/O schedulers) and a special SSD that guarantees the atomicity of the write request. In this paper, we propose the writing unit aligned block allocation technique (for EXT4 file system) and the merge prevention of requests technique for the CFQ scheduler. We also propose an atomic write-supporting SSD which stores the atomicity information in the spare area of the flash memory page. We evaluate the performance of the proposed atomic write scheme in MariaDB using the tpcc-mysql and SysBench benchmarks. The experimental results show that the proposed atomic write technique shows a performance improvement of 1.4~1.5 times compared to the double write buffer technique.

An Efficient Log Buffer Management Scheme of Flash Memory Through Delay of Merging Hot Data Blocks (HOT 데이터 블록 병합 지연을 이용한 효율적인 플래시 메모리 로그 버퍼 관리 기법)

  • Kim, Hak-Chul;Park, Yong-Hun;Yun, Jong-Hyeong;Seo, Dong-Min;Song, Suk-Il;Yoo, Jae-Soo
    • The Journal of the Korea Contents Association
    • /
    • v.10 no.1
    • /
    • pp.68-77
    • /
    • 2010
  • In this paper, we propose a new log buffer management scheme considering the accessibility of the data. Our proposed scheme evaluates the worth of the merge of log blocks. It conducts the merge operations between infrequently updated data and the data blocks and postpones as much as possible the merge operations between frequently updated data and the data blocks. As a result, the proposed method prevents the unnecessary merge operations, reduces the number of the erase operations, and improves the utilization of the flash memory storage. In order to show the superiority of the proposed scheme, we compare it with BAST and FAST. It is shown through performance evaluation that the proposed method achieves about 25% and 65% performance improvements over BAST and FAST on average in terms of the number of the erase operations.

Characteristics and Localization of Lipoxygenase Activity in Cucumber (Cucumis sativus) Fruit (피클용 오이 (Cucumis sativus)에 함유된 Lipoxygenase 효소활성의 변화와 효소의 분포 특성)

  • Jang, Mi-Jin;Cho, Il-Young;Lee, Si-Kyung
    • Applied Biological Chemistry
    • /
    • v.38 no.5
    • /
    • pp.414-421
    • /
    • 1995
  • In order to establish informations important to the measurement of lipoxygenase (LOX) activity, providing conditions most favorable for its action and determining factors that inhibit activity, the influence of extraction buffer, substrate, pH, storage, temperature, NaCl, $CaCl_2$, other cations and antioxidants on LOX activity, and localization of LOX in cucumber tissues were carried out. The most favored substrate for LOX was linolenic acid followed by linoleic and arachidonic acids. LOX activity in both peel and mesocarp tissue extracts was maximum at pH 5.5 and relatively stable at $40^{\circ}C\;and\;50^{\circ}C$ temperature. The condition of 0.2 M NaCl with pH 5.0 was observed to provide optimum LOX stability. The enzyme activity was reduced by addition of cations, $Mn^{2+},\;Cu^{2+}\;or\; Al^{3+}$, except $Ca^{2+}$ which stimulated activity of LOX. Butylated hydroxy anisole (BHA) and propyl gallate decreased LOX activity with increasing concentration. Cucumber peel had higher activity than other tissues, locule or mesocarp, of cucumber.

  • PDF

Implementation of an 8-Channel Statistical Multiplexer (8-채널 통계적 다중화기의 구현)

  • 이종락;조동호
    • Journal of the Korean Institute of Telematics and Electronics
    • /
    • v.21 no.5
    • /
    • pp.79-89
    • /
    • 1984
  • In this paper we present development of microprocessor-based 8-channel statistical multiplexer (SMUX). The hardware design includes one Z-80A CPU board with the clock rate of 4 MHz, one 16 Kbyte ROM board for program storage, one 16 Kbyte dynamic RAM board and three I/O boards, all connected through an S-100 compatible tristate bus. The SMUX can presently multiplex 8 channels with data rates ranging 50 bps to 9600 bps, but can be reduced to accommodate 4 channels by having a slight modification of software and removing one terminal I/O board. The system specifications meet CCITT recommendations X.25 link level, V.24, V.28, X.3 and X.28. Significant features of the SMUX are its capability of handling 4 input codes (ASCII, EBCDIC, Baudot, Transcode), the use of a dynamic buffer management algorithm, a diagnostic facility, and the efficient use of a single CPU for all system operation. Throughout the paper, detailed explanations are given as to how the hardware and software of the SMUX system have been designed efficiently.

  • PDF

Continuous Nitrate Reduction by Gel and Foam Matrix (GFM) Immobilized Cells (겔-스폰지 혼용 시스템에 고정화된 세포를 통한 질산염의 연속적 분해)

  • Cho, Yang-Hee;Hahm, Tae-Shik
    • Korean Journal of Food Science and Technology
    • /
    • v.30 no.4
    • /
    • pp.902-907
    • /
    • 1998
  • In this study the anaerobic degradation of nitrate by in GFM (gel and foam matrix) and bead gel immobilized Paracoccus denitrificans DSM 65 in continous culture was conducted. A novel GFM immobilization system was developed in order to improve conventional system (bead). With increasing nitrate concentration in water, the nitrate reduction rate was increased. The observed maximum denitrification rate by in GFM immobilized cells was 177 mg/L h in buffered water, while that was 33 mg/L h in tap water. In comparison with bead system the reduction activity by GFM system showed $1.2{\sim}2.1$ times better. The denitrification activity was not changed after 16 days storage at $5^{\circ}C$ and also showed better activity than that of free cells or even bead immobilized cells.

  • PDF

Resolving Memory Bottlenecks in Hardware Accelerators with Data Prefetch

  • Hyein Lee;Jinoo Joung
    • Journal of the Korea Society of Computer and Information
    • /
    • v.29 no.6
    • /
    • pp.1-12
    • /
    • 2024
  • Deep learning with faster and more accurate results requires large amounts of storage space and large computations. Accordingly, many studies are using hardware accelerators for quick and accurate calculations. However, the performance bottleneck is due to data movement between the hardware accelerators and the CPU. In this paper, we propose a data prefetch strategy that can efficiently reduce such operational bottlenecks. The core idea of the data prefetch strategy is to predict the data needed for the next task and upload it to local memory while the hardware accelerator (Matrix Multiplication Unit, MMU) performs a task. This strategy can be enhanced by using a dual buffer to perform read and write operations simultaneously. This reduces latency and execution time of data transfer. Through simulations, we demonstrate a 24% improvement in the performance of hardware accelerators by maximizing parallel processing with dual buffers and bottlenecks between memories with data prefetch.