• 한국초전도ㆍ저온공학회논문지
• /
• 제6권4호
• /
• pp.41-45
• /
• 2004

Rapid Single flux quantum (RSFQ) confluence buffer is widely used in complex superconductive digital circuits. In this work, we have improved the currently used confluence buffer and obtained a more soundly designed confluence buffer. In simulations, improvements in the bias margins of 11 % and the global margins of 10%, compared to the previously used confluence buffer, were achieved. Global margins are very important in estimating a process error range allowed in fabrications. We used two circuit simulation tools, WRspice and Julia, to design and optimize the confluence buffer. We used Xic to obtain a mask layout. We fabricated the improved circuits by using Nb technology. The test results at low frequency showed that the improved confluence buffer operated correctly and had a very wide main bias margin of +/-43% enhanced from +/-26% of the previously used confluence buffer.

• Progress in Superconductivity
• /
• 제5권1호
• /
• pp.17-20
• /
• 2003

We have designed and measured a SFQ(Single Flux Quantum) DFFC and an Inverter(NOT) for superconducting ALU(Arithmetic Logic Unit) development. To optimize the circuit, we used Julia, XIC, and L meter for circuit simulations and circuit layouts. The Inverter was consisted of a D Flip-Flop, a data input, a clock input and a data output. If a data pulse arrives at the inverter, then the output reads ‘0’ (no output pulse is produced) at the next clock period. If there is no input data pulse, it reads out ‘1’(output pulse is produced). The DFFC was consisted of a D flip-Flop, an Inverter, a Data in, a Clock in and two outputs. If a data pulse arrives at the DFFC circuit, then the output2 reads ‘1’ at the next clock period, otherwise it reads out ‘1’ to output1. Operation of the fabricated chip was performed at the liquid helium temperature and at the frequencies of 1KHz.

• Progress in Superconductivity
• /
• 제7권1호
• /
• pp.36-40
• /
• 2005

The problem of fluctuation-induced digital errors in a rapid single flux quantum (RSFQ) circuit has been a very important issue. In this work, we calculated the bit error rate of an RSFQ switch used in superconductive arithmetic logic unit (ALU). RSFQ switch should have a very low error rate in the optimal bias. Theoretical estimates of the RSFQ error rate are on the order of $10^{-50}$ per bit operation. In this experiment, we prepared two identical circuits placed in parallel. Each circuit was composed of 10 Josephson transmission lines (JTLs) connected in series with an RSFQ switch placed in the middle of the 10 JTLs. We used a splitter to feed the same input signal to both circuits. The outputs of the two circuits were compared with an RSFQ exclusive OR (XOR) to measure the bit error rate of the RSFQ switch. By using a computerized bit-error-rate test setup, we measured the bit error rate of $2.18{\times}10^{-12}$ when the bias to the RSFQ switch was 0.398 mA that was quite off from the optimum bias of 0.6 mA.

• 한국초전도학회:학술대회논문집
• /
• 한국초전도학회 1999년도 High Temperature Superconductivity Vol.IX
• /
• pp.13-15
• /
• 1999

A Josephson sampler circuit using high-Tc superconductor (HTS) ramp-edge junctions has been designed, fabricated, and experimentally tested. It consists of five ramp-edge junctions with a stacked groundplane and is based on single-flux-quantum (SFQ) operations. The sampler was used to measure current waveforms at picosecond and microampere resolutions. We are developing a system based on the sampler for measuring the current waveform in a room-temperature sample. And measuring current flowing through wiring in a semiconductor large-scale integrated circuit is a promising application for the HTS sampler system.

• 한국초전도학회:학술대회논문집
• /
• 한국초전도학회 2004년도 High Temperature Superconductivity Vol.XIV
• /
• pp.55-55
• /
• 2004

• Progress in Superconductivity
• /
• 제3권2호
• /
• pp.172-177
• /
• 2002

Superconductive digital to analog converters (DAC) based on Josephson effect produce the voltage steps with high precision and good stability Therefore, they can be applied to obtain a very accurate ac voltage standard. In this paper, we made a simulation study of Rapid Single Flux Quantum (RSFQ) DAC. RSFQ DAC was composed of Non-destructive Head Out (NDRO) cells, T flip-flops, D flip-flops, Splitters, and Confluence Buffers. Confluence Buffer was used in resetting the DACs. We also obtained operating margins of the important circuit parameters in simulations.

• 한국초전도학회:학술대회논문집
• /
• 한국초전도학회 2001년도 High Temperature Superconductivity Vol.XI
• /
• pp.49-49
• /
• 2001

• Progress in Superconductivity
• /
• 제1권2호
• /
• pp.81-84
• /
• 2000

A Josephson sampler circuit using high-Tc superconductor (HTS) ramp-edge junctions has been designed, fabricated, and experimentally tested. It consists of five ramp-edge junctions with a stacked groundplane and is based on single-flux-quantum (SFQ) operations. The sampler was used to measure current waveforms at picosecond and microampere resolutions. We are developing a system based on the sampler for measuring the current waveform in a room-temperature sample. And measuring current flowing through wiring in a semiconductor large-scale integrated circuit is a promising application for the HTS sampler system.

• Current Applied Physics
• /
• 제18권11호
• /
• pp.1275-1279
• /
• 2018

We investigate the change of the Fano effect by considering one Majorana zero mode to couple laterally to the single-dot Fano interferometer. It is found that the Majorana zero mode quenches the Fano effect thoroughly and causes the conductance to be independent of the dot level, the dot-lead coupling, and the increase of the Majorana-dot coupling. As a result, the linear conductance becomes only related to the interlead coupling and the magnetic-flux phase factor. These results can be helpful for the detection of Majorana zero mode.

• 한국초전도학회:학술대회논문집
• /
• 한국초전도학회 1999년도 High Temperature Superconductivity Vol.IX
• /
• pp.71-74
• /
• 1999

접지면을 가지는 정사형 조셉슨 결합을 제작하기 위한 기본 단계로 YBCO/STO/YBCO 구조의 다층 박막을 제작하였다. 상하부 YBCO 박막은 그 사이에 존재하는 STO 절연층에 형성된 홀을 통해 서로 연결되어 있으며 이것의 저항-온도 특성을 측정한 결과 임계 온도가86 K로 나타났다. 이 결과는 시편을 매우 장시간동안 열처리한 후 얻은 결과로서 YBCO/STO/YBCO 다층 구조의 박막 제작시 하부 YBCO 박막의 특성이 많이 저하되고 이를 복원하기 위해서는 열처리 공정이 매우 중요함을 알 수 있었다. 현재 우수한 특성을 가지는 YBCO/STO/YBCO 다층 구조의 제작 공정을 최적화하기 위한 연구를 계속 수행 중에 있다.