• Journal of the Korean Vacuum Society
• /
• v.4 no.S1
• /
• pp.34-39
• /
• 1995

Various silicon films were prepared by thermal- and UV photo-CVD processes. The reactants were SiH4, Si2H6, SiH2F2, SIF4, and H2. Silicon films grown at temperatures below $500 ^{\circ}C$ were either amorphous or crystalline depending on the process conditions, and the growth rates ranged between 5 and $80\AA$min. Crystallinity of the film was improved even at $250^{\circ}C$ when the film was grown by photo-CVD using fluoro-silanes as the reactants. Analysis of the film by RBS, SIMS, XRD, and ex-situ IR indicated that substrate surface was contaminated by oxygen and other impurities when the reactants contained neither hydrogen nor fluoro-silnanes, but when fluoro-silanes were used as reactants the silicon film was highly crystalline.

• Proceedings of the KIEE Conference
• /
• 1997.11a
• /
• pp.336-338
• /
• 1997

The anneal behavior of ArF excimer Laser CVD SiON films has been studied using FT-IR absorption spectroscopy. The anneal temperature range was $400{\sim}800^{\circ}C$ Abundant hydrogen effusion from thes layers was observed as anneal temperature increased. The coexistence of both Si-H am N-H bonds offers the possibility for cross linking am evidence for the occurrence of cross lingking was found in the IR spectrum. The electrical properties were also obtained that tire films have low leakage currents am good TZDB properties.

• Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
• /
• 2000.07a
• /
• pp.755-758
• /
• 2000

YMnO$_3$films have been deposited with different Rf powers of 60W, 80W, 100W, and 120W. The structural properties of YMnO$_3$films on Si(100) were analysed by XRD(X-ray diffraction). The c-axis oriented peaks of YMnO$_3$were observed deposited in YMnO$_3$/Si(100) structure of RF power at 87$0^{\circ}C$ in oxygen ambient, and the peaks were enlarged by increasing The RF powers. The dielectric constant of the film deposited at 100W and 120W of RF power were about 19, 20 respectively.

• Journal of the Korean Institute of Electrical and Electronic Material Engineers
• /
• v.31 no.5
• /
• pp.320-323
• /
• 2018

SiGe thin films were deposited by remote plasma enhanced chemical vapor deposition (RPE-CVD) at $400^{\circ}C$ using $SiH_4$ or $SiCl_4$ and $GeCl_4$ as the source of Si and Ge, respectively. The growth rate and the degree of crystallinity of the fabricated films were characterized by scanning electron microscopy and Raman analysis, respectively. The optical and electrical properties of SiGe films fabricated using $SiCl_4$ and $SiH_4$ source were comparatively studied. SiGe films deposited using $SiCl_4$ source showed a lower growth rate and higher crystallinity than those deposited using $SiH_4$ source. Ultraviolet and visible spectroscopy measurement showed that the optical band gap of SiGe is in the range of 0.88~1.22 eV.

• Journal of the Korean Institute of Electrical and Electronic Material Engineers
• /
• v.27 no.8
• /
• pp.486-490
• /
• 2014

$Al_2O_3$ films on silicon carbide were fabricated by Aerosol deposition with annealing temperature at $800^{\circ}C$ and $1,000^{\circ}C$. The effect of thermal treatment on physical properties of $Al_2O_3$ thin films has been investigated by XRD (X-ray diffraction), AFM (atomic force microscope), SEM (scanning electron microscope), and AES (auger electron spectroscopy). Also electrical properties have been investigated by Keithley 4,200 semiconductor parameter analyzer to explain the interface trapped charge density ($D_{it}$), flatband voltage ($V_{FB}$) and leakage current ($I_o$). $Al_2O_3$ films become crystallized with increasing temperature by calculating full width at half maximum (FWHM) of diffraction peaks, also surface morphology is observed by topography measurement in non-contact mode AFM. $D_{it}$ was $2.26{\times}10^{-12}eV^{-1}.cm^{-2}$ at $800^{\circ}C$ annealed sample, which is the lowest value in all samples. Also the sample annealed at $800^{\circ}C$ has the lowest leakage current of $4.89{\times}10^{-13}A$.

• Proceedings of the Korean Vacuum Society Conference
• /
• 2014.02a
• /
• pp.480.1-480.1
• /
• 2014

In this study, we suggest the new emitter formation applied solid phase epitaxy (SPE) growth process using rapid thermal process (RTP). Preferentially, we describe the SPE growth of intrinsic a-Si thin film through RTP heat treatment by radio-frequency plasma-enhanced chemical vapor deposition (RF-PECVD). Phase transition of intrinsic a-Si thin films were taken place under $600^{\circ}C$ for 5 min annealing condition measured by spectroscopic ellipsometer (SE) applied to effective medium approximation (EMA). We confirmed the SPE growth using high resolution transmission electron microscope (HR-TEM) analysis. Similarly, phase transition of P doped a-Si thin films were arisen $700^{\circ}C$ for 1 min, however, crystallinity is lower than intrinsic a-Si thin films. It is referable to the interference of the dopant. Based on this, we fabricated 16.7% solar cell to apply emitter layer formed SPE growth of P doped a-Si thin films using RTP. We considered that is a relative short process time compare to make the phosphorus emitter such as diffusion using furnace. Also, it is causing process simplification that can be omitted phosphorus silicate glass (PSG) removal and edge isolation process.

• Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
• /
• 2002.07b
• /
• pp.566-569
• /
• 2002

The $(Sr_{0.9}Ca_{0.1})TiO_3$(SCT) thin films are deposited on Pt-coated electrode (Pt/TiN/$SiO_2$/Si) using RF sputtering method. The maximum dielectric constant of SCT thin film is obtained by annealing at $600[^{\circ}C]$. The temperature properties of the dielectric loss have a value within 0.02 in temperature ranges of $-80{\sim}+90[^{\circ}C]$. The capacitance characteristics had a stable value within ${\pm}4[%]$. The drastic decrease of dielectric constant and increase of dielectric loss in SCT thin films is observed above 200[kHz].

• The Transactions of The Korean Institute of Electrical Engineers
• /
• v.59 no.7
• /
• pp.1255-1258
• /
• 2010

In this paper, the $CoSi_2$ thin films with thicknesses of about $5{\mu}m$ were deposited on n-type silicon (111) substrates by RF magnetron sputtering method using a $CoSi_2$ target (99.99%). The flow rate of argon of 50 sccm, substrate temperature of $100^{\circ}C$, RF power of 60 watts, deposition time of 30 minutes, and the vacuum of $1\times10^{-6}$ Torr. The annealing treatments of the $CoSi_2$ thin film were performed from 500, 700 and $900^{\circ}C$ for 1h in air ambient by an electric furnace. In order to investigate the $CoSi_2$ thin film X-ray diffraction patterns were measured using the X-ray diffractometer (XRD). The structure of the thin films were investigated by using scanning the electron microscope (SEM) were used for review. The surface morphology of the thin films was measured with a atomic force microscopy (AFM). Temperature dependence of sheet resistivity and property of Hall effect was measured in the $CoSi_2$ thin film.

• Transactions on Electrical and Electronic Materials
• /
• v.1 no.2
• /
• pp.7-11
• /
• 2000

a-Si:H and poly-Si TFT(thin film transistor) characteristics were investigated using an inverted staggered type TFT. The TFT an as-grown a-Si:H exhibited a low field effect mobility, transconductance, and high gate threshold voltage. The poly-Si films were achieved by using an isothermal and RTA treatment for glow discharge deposited a-Si:H films. The a-Si:H films were cystallized at the various temperature from 600$^{\circ}C$ to 1000$^{\circ}C$. As anneal temperature was elevated, the TFT exhibited increased g$\sub$m/ and reduced V$\sub$ds/. V$\sub$T/. The poly-Si grain boundary passivation with grain boundary trap types and activation energies as a function of anneal temperature. The poly-si TFT showed an improved I$\sub$nm//I$\sub$off/ ratio of 10$\^$6/, reduced gate threshold voltage, and increased field effect mobility by three orders.

• Journal of the Korean Vacuum Society
• /
• v.20 no.1
• /
• pp.50-56
• /
• 2011

In this study, the effects of ZnO buffer layer thickness and annealing temperature on the heterojunction diode, ZnO/b-ZnO/p-Si(111), were reported. The effects of those on the structural and electrical properties of zinc oxide (ZnO) films on ZnO buffered p-Si (111) substrate were also studied. Structural properties of ZnO thin films were studied by X-ray diffraction and I-V characteristics were measured by a semiconductor parameter analyzer. ZnO thin films with 70 nm thick buffer layer and annealing temperature of $700^{\circ}C$ showed the best c-axis preferred orientation. The best electrical property was found at the condition of buffer layer annealing temperature of $700^{\circ}C$ and 50nm thick ZnO buffer layer (resistivity: $2.58{\times}10^{-4}[{\Omega}-cm]$, carrier concentration: $1.16{\times}1020[cm^{-3}]$). The I-V characteristics for ZnO/b-ZnO/p-Si(111) heterojunction diode were improved with increasing buffer layer thickness at buffer layer annealing temperature of $700^{\circ}C$.