• Title/Summary/Keyword: Si-Ge

Search Result 588, Processing Time 0.041 seconds

A 2.4 GHz SiGe VCO having High-Q Parallel-Branch Inductor (High-Q 병렬분기 인덕터를 내장한 2.4 GHz SiGe VCO)

  • Lee J.Y;Suh S.D;Bae B.C;Lee S.H;Kang J.Y;Kim B.W.;Oh S.H
    • Proceedings of the IEEK Conference
    • /
    • 2004.06a
    • /
    • pp.213-216
    • /
    • 2004
  • This paper describes design and implementation of the 5.5 GHz VCO with parallel-branch inductors using 0.8${\mu}m$ SiGe HBT process technology. The proposed parallel-branch inductor shows $12 \%$ improvement in quality factor in comparison with the conventional inductor. A phase noise of -93 dBc/Hz is measured at 100 kHz offset frequency, and the harmonics in the VCO are suppressed less than -23 dBc. The single-sided output power of the VCO is -6.5$\pm$1.5 dBm. The manufactured VCO consumes 15.0 mA with 2.5 V supply voltage. Its chip areas are 1.8mm ${\times}$ 1.2mm.

  • PDF

Comparison of Electrical Characteristics of SiGe pMOSFETs Formed on Bulk-Si and PD-SOI (Bulk-Si와 PD-SOI에 형성된 SiGe p-MOSFET의 전기적 특성의 비교)

  • Choi, Sang-Sik;Choi, A-Ram;Kim, Jae-Yeon;Yang, Jeon-Wook;Han, Tae-Hyun;Cho, Deok-Ho;Hwang, Yong-Woo;Shim, Kyu-Hwan
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.20 no.6
    • /
    • pp.491-495
    • /
    • 2007
  • This paper has demonstrated the electrical properties of SiGe pMOSFETs fabricated on both bulk-Si and PD SOI substrates. Two principal merits, the mobility increase in strained-SiGe channel and the parasitic capacitance reduction of SOI isolation, resulted in improvements in device performance. It was observed that the SiGe PD SOI could alleviate the floating body effect, and consequently DIBL was as low as 10 mV/V. The cut-off frequency of device fabricated on PD SOI substrate was roughly doubled in comparison with SiGe bulk: from 6.7 GHz to 11.3 GHz. These experimental result suggests that the SiGe PD SOI pMOSFET is a promising option to drive CMOS to enhance performance with its increased operation frequency for high speed and low noise applications.

Comparison Study on Electrical Properties of SiGe JFET and Si JFET (SiGe JFET과 Si JFET의 전기적 특성 비교)

  • Park, B.G.;Yang, H.D.;Choi, C.J.;Shim, K.H.
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.22 no.11
    • /
    • pp.910-917
    • /
    • 2009
  • We have designed a new structures of Junction Field Effect Transistor(JFET) using SILVACO simulation to improve electrical properties and process reliability. The device structure and process conditions of Si control JFET(Si JFET) were determined to set cut off voltage and drain current(at Vg=0 V) to -0.46 V and $300\;{\mu}A$, respectively. Among many design parameters influencing the performance of the device, the drive-in time of p-type gate is presented most predominant effects. Therefore we newly designed SiGe JFET, in which SiGe layers were placed above and underneath of Si-channel. The presence of SiGe layer could lessen Boron into the n-type Si channel, so that it would be able to enhance the structural consistency of p-n-p junction. The influence of SiGe layer could be explained in conjunction with boron diffusion and corresponding I-V characteristics in comparison with Si-control JFET.

a-SiGe:H 박막의 고상결정화에 따른 주요 결험 스핀밀도의 변화

  • 노옥환;윤원주;이정근
    • Proceedings of the Korean Vacuum Society Conference
    • /
    • 2000.02a
    • /
    • pp.78-78
    • /
    • 2000
  • 다결정 실리콘-게르마늄 (poly-SiGe)은 태양전지 개발에 있어서 중요한 물질이다. 우리는 소량의 Ge(x=0.05)으로부터 다량의 Ge(x=0.67)을 함유한 수소화된 비정질 실리콘-게르마늄 (a-SiGe:H) 박막의 고상결정화 과정을 ESR (electron spin resonance)방법으로 조사해보았다. 먼저 PECVD 방법으로 Corning 1737 glass 위에 a-Si1-xGex:H 박막을 증착시켰다. 증착가스는 SiH4, GeH4 가스를 썼으며, 기판온도는 20$0^{\circ}C$, r.f. 전력은 3W, 증착시 가스압력은 0.6 Torr 정도이었다. 증착된 a-SiGe:H 박막은 $600^{\circ}C$ N2 분위기에서 다시 가열되어 고상결정화 되었고, 결정화 정도는 XRD (111) peak의 세기로부터 구해졌다. ESR 측정은 상온 x-band 영역에서 수행되었다. 측정된 ESR스팩트럼은 두 개의 Gaussian 함수로써 Si dangling-bond와 Ge dangling-bond 신호로 분리되었다. 가열 초기의 a-SiGe:H 박막 결함들의 스핀밀도의 증가는 수소 이탈에 기인하고, 또 고상결정화 과정에서 결정화된 정도와 Ge-db 스핀밀도의 변화는 서로 깊은 상관관계가 있음을 알 수 있었다. 특히 Ge 함유량이 큰 박막 (x=0.21, 0.67)에서 뿐만 아니라 소량의 Ge이 함유된 박막(x=0.05)에서도 Ge dangling-bond가 Si dangliong-bond 보다 고상결정화 과정에서 더 중요한 역할을 한다는 것을 알수 있었다. 또한 초기 열처리시 Si-H, Ge-H 결합에서 H의 이탈로 인하여 나타나는 Si-dangling bond, Ge-dangling bond 스핀밀도의 최대 증가 시간은 x 값에 의존하였는데 이러한 결과는 x값에 의존하는 Si-H, Ge-H 해리에너리지로 설명되어 질 수 있다. 층의 두께가 500 미만인 커패시터의 경우에 TiN과 Si3N4 의 계면에서 형성되는 슬릿형 공동(slit-like void)에 의해 커패시터의 유전특성이 파괴된다는 사실을 알게 되었으며, 이러한 슬릿형 공동은 제조 공정 중 재료에 따른 열팽창 계수와 탄성 계수 등의 차이에 의해 형성된 잔류응력 상태가 유전막을 기준으로 압축응력에서 인장 응력으로 바뀌는 분포에 기인하였다는 사실을 확인하였다.SiO2 막을 약화시켜 절연막의 두께가 두꺼워졌음에도 기존의 SiO2 절연막의 절연 파괴 전압 및 누설 전류오 비교되는 특성을 가졌다. 이중막을 구성하고 있는 안티퓨즈의 ON-저항이 단일막과 비교해 비슷한 것을 볼 수 잇는데, 그 이유는 TiO2에 포함된 Ti가 필라멘트에 포함되어 있어 필라멘트의 저항을 감소시켰기 때문으로 사료된다. 결국 이중막을 구성시 ON-저항 증가에 의한 속도 저하 요인은 없다고 할 수 있다. 5V의 절연파괴 시간을 측정한느 TDDB 테스트 결과 1.1$\times$103 year로 기대수치인 수십 년보다 높아 제안된 안티퓨즈의 신뢰성을 확보 할 수 있었다. 제안된 안티퓨즈의 이중 절연막의 두께는 250 이고 프로그래밍 전압은 9.0V이고, 약 65$\Omega$의 on 저항을 얻을수 있었다.보았다.다.다양한 기능을 가진 신소재 제조에 있다. 또한 경제적인 측면에서도 고부가 가치의 제품 개발에 따른 새로운 수요 창출과 수익률 향상, 기존의 기능성 안료를 나노(nano)화하여 나노 입자를 제조, 기존의 기능성 안료에 대한 비용 절감 효과등을 유도 할 수 있다. 역시 기술적인 측면에서도 특수소재 개발에 있어 최적의 나노 입자 제어기술 개발 및 나노입자를 기능성 소재로 사용하여 새로운 제품의 제조와 고압 기상 분사기술의 최적화에 의한 기능성 나노 입자 제조 기술을 확립하고 2차 오염 발생원인 유기계 항균제를 무기계 항균제로 대체할 수 있다. 이와 더불

  • PDF

Characterization of Poly-Si TFT's using Amorphous-$Si_xGe_y$ for Seed Layer (Amorphous-$Si_xGe_y$을 seed layer로 이용한 Poly-Si TFT의 특성)

  • Jung, Myung-Ho;Jung, Jong-Wan;Cho, Won-Ju
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2007.06a
    • /
    • pp.125-126
    • /
    • 2007
  • Polycrystalline silicon thin-film-transistors (Poly-Si TFT's) with a amorphous-$Si_xGe_y$ seed layer have been fabricated to improve the performance of TFT. The dependence of crystal structure and electrical characteristics on the the Ge fractions in $Si_xGe_y$ seed layer were investigated. As a result, the increase of grain size and enhancement of electrical characteristics were obtained from the poly-Si TFT's with amorphous-SixGey seed layer.

  • PDF

Optimization of μc-SiGe:H Layer for a Bottom Cell Application

  • Jo, Jae-Hyeon;Lee, Jun-Sin
    • Proceedings of the Korean Vacuum Society Conference
    • /
    • 2014.02a
    • /
    • pp.322.1-322.1
    • /
    • 2014
  • Many research groups have studied tandem or multi-junction cells to overcome this low efficiency and degradation. In multi-junction cells, band-gap engineering of each absorb layer is needed to absorb the light at various wavelengths efficiently. Various absorption layers can be formed using multi-junctions, such as hydrogenated amorphous silicon carbide (a-SiC:H), amorphous silicon germanium (a-SiGe:H) and microcrystalline silicon (${\mu}c$-Si:H), etc. Among them, ${\mu}c$-Si:H is the bottom absorber material because it has a low band-gap and does not exhibit light-induced degradation like amorphous silicon. Nevertheless, ${\mu}c$-Si:H requires a much thicker material (>2 mm) to absorb sufficient light due to its smaller light absorption coefficient, highlighting the need for a high growth rate for productivity. ${\mu}c$-SiGe:H has a much higher absorption coefficient than ${\mu}c$-Si:H at the low energy wavelength, meaning that the thickness of the absorption layer can be decreased to less than half that of ${\mu}c$-Si:H. ${\mu}c$-SiGe:H films were prepared using 40 MHz very high frequency PECVD method at 1 Torr. SiH4 and GeH4 were used as a reactive gas and H2 was used as a dilution gas. In this study, the ${\mu}c$-SiGe:H layer for triple solar cells applications was performed to optimize the film properties.

  • PDF

Fabrication of the Hihg Power SiGe Heterojunction Bipolar Transistors using APCVD (상압 화학 기상 증착기를 이용한 고출력 SiGe HBT제작)

  • 한태현;이수민;조덕호;염병령
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 1996.11a
    • /
    • pp.26-28
    • /
    • 1996
  • A high power SiGe HBT has been fabricated using APCVD(Atmospheric Pressure Chemical Vapor Deposition) and its perfermanoe has been analysed. The composition of Ge in the SiGe base was graded from 0% at the emitter-base junction to 20% at the base-collector junction. As a base electrode, titanium disilicide(TiSi$_2$) was used to reduce the extrinsic base resistance. The SiGe HBT with an emitter area of 2$\times$8${\mu}{\textrm}{m}$$^2$typically has a cutoff frequency(f$_{T}$) of 7.0GHz and a maximun oscillation frequency(f$_{max}$) of 16.1GHz with a pad de-embedding. The packaged high power SiGe HBT with an emitter area of 2xBx80${\mu}{\textrm}{m}$$^2$typically shows a cutoff frequency of 4.7GHz and a maximun oscillation frequency of 7.1GHz at Ic of 115mA.A.A.

  • PDF

Simulation of Junction Field Effect Transistor using SiGe-Si-SiGe Channel Structure (SiGe-Si-SiGe 채널구조를 이용한 JFET 시뮬레이션)

  • Park, B.G.;Yang, H.Y.;Kim, T.S.;Shim, K.H.
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2008.11a
    • /
    • pp.94-94
    • /
    • 2008
  • We have performed simulation for Junction Field Effect Transistor(JFET) using Silvco to improve its electrical properties. The device structure and process conditions of Si-control JFET(Si-JFET) were determined to set its cut off voltage and drain current(at Vg=0V) to -0.5V and $300{\mu}A$, respectively. From electrical property obtained at various implantation energy, dose, and drive-in conditions of p-gate doping, we found that the drive in time of p-type gate was the most determinant factor due to severe diffusion. Therefore we newly designed SiGe-JFET, in which SiGe layer is to epitaxial layers placed above and underneath of the Si-channel. The presence of SiGe layer lessen the p-type dopants (Boron) into the n-type Si channel the phenomenon would be able to enhance the structural consistency of p-n-p junction. The influence of SiGe layer will be discussed in conjunction with boron diffusion and corresponding I-V characteristics in comparison with Si-control JFET.

  • PDF

Optical Characteristics of Ge0.99Sn0.01/Si and Ge/Si Using Photoreflectance Spectroscopy

  • Jo, Hyun-Jun;Geun, So Mo;Kim, Jong Su;Ryu, Mee-Yi;Yeo, Yung Kee;Kouvetakis, J.
    • Proceedings of the Korean Vacuum Society Conference
    • /
    • 2014.02a
    • /
    • pp.378.2-378.2
    • /
    • 2014
  • We have investigated optical characteristics of $p-Ge_{0.99}Sn_{0.01}$ and Ge films grown on Si substrates using photoreflectance (PR) spectroscopy. The $Ge_{0.99}Sn_{0.01}$ and Ge films were grown by using an ultra-high vacuum chemical vapor deposition and molecular beam epitaxy methods, respectively. PR spectra were measured at 25 K and an extended InGaAs detector was used. By comparing $Ge_{0.99}Sn_{0.01}/Si$ and Ge/Si spectra, we observed the signals related to direct transition and split-off band of $Ge_{0.99}Sn_{0.01}$. The transition energies of $Ge_{0.99}Sn_{0.01}$ and Ge films were approximately 0.74 and 0.84 eV, respectively. Considering the shift of split-off band transition of $Ge_{0.99}Sn_{0.01}$, we suppose that the transition at 0.74 eV is attributed to direct transition between ${\Gamma}$ band and valence band. The temperature- and excitation power-dependent PR spectra were also measured.

  • PDF

Base Profile Simulation of SiGe Heterojunction Bipolar Transistor for High Frequency Applications (고주파수용 SiGe HBT의 베이스 프로파일 시뮬레이션에 관한 연구)

  • Lee W.H.;Lee J.H.;Park B.S.;Lee H.J.
    • Proceedings of the KAIS Fall Conference
    • /
    • 2004.06a
    • /
    • pp.172-175
    • /
    • 2004
  • This paper analyzes the effects of Ge profiles shape of SiGe heterojunction bipolar transistors (HBT's) for high frequency application. Device simulations using ATLAS/BLAZE for the SiGe HBT with trapezoidal or triangular Ge profile are carried out to optimize the device performance. An HBT with $15\%$ triangular Ge profile shows higher cut-off frequency and DC current gain than that with $19\%$ trapezoidal Ge profile. The cut-off frequency and DC gain are increased from 42GHz to 84GHz and from 200 to 600, respectively. The SiGe HBT has been fabricated using a production CVD reactor.

  • PDF