• JSTS:Journal of Semiconductor Technology and Science
• /
• v.6 no.2
• /
• pp.87-89
• /
• 2006

This paper proposes a sense amplifier with non-volatile memory in order to improve the image quality of LCD by enhancing the matching of the driving voltages between the panel and driver. The sense amplifier having a wide sensing margin and fast response adjusts LCD driver voltage of display driver. The CSTN-LCD with the sense amplifier results improved image quality than that with conventional 6 bit column driver without it.

• Proceedings of the IEEK Conference
• /
• 2003.11c
• /
• pp.335-339
• /
• 2003

This Paper describes the design and the simulation results of the RF CMOS Class-E Power Amplifier for a 2.4GHz ISM band. This circuit is composed two connected amplifiers. where Class F amplifier drives Class E amplifier. The proposed circuit can reduce the total power dissipation of the driving stage and can work with higher efficiency. The power amplifier has been implemented in a standard 0.25$\mu\textrm{m}$ CMOS technology and is shown to deliver 100mW output Power to load with 41％ power added efficiency(PAE) from a 2.5V supply.

• Journal of Biomedical Engineering Research
• /
• v.2 no.1
• /
• pp.55-64
• /
• 1981

The important parameters of DC amplifier, which is widely use4 for the medical and engineering fields, are input offset voltage and temperature drift. Chopping amplifier reduces approximately 10% the parameters changing than monolithic operational amplifier. In this study, a chopping amplifier with semiconductor chopper is designed and tested, this chopper is realized by CMOS analog switch and timing circuits. The test results approve that designed amplifier is suitable for precision instrument DC amplifier.

• Journal of the Korean Institute of Electrical and Electronic Material Engineers
• /
• v.26 no.4
• /
• pp.278-283
• /
• 2013

This paper presents a design and fabrication of 0.5 V two stage operational amplifier. The proposed operational amplifier utilizes body-driven differential input stage and self-cascode current mirror structure. Cadence Virtuoso is used for layout and the layout data is verified by LVS through Mentor Calibre. The proposed two stage operational amplifier is fabricated using $0.13{\mu}m$ CMOS process and operation at 0.5 V is confirmed. Measured low frequency small signal gain of operational amplifier is 50 dB, power consumption is $29{\mu}W$ and chip area is $75{\mu}m{\times}90{\mu}m$.

• Korean Journal of Optics and Photonics
• /
• v.13 no.1
• /
• pp.84-87
• /
• 2002

By using SOA (Semiconductor Optical Amplifier), all-optical XOR gate has been demonstrated at 5 Gb/s in RZ format. Firstly, Boolean AB-and Boolean AB have been obtained. Then, Boolean AB and Boolean AB have been combined to achieve the all-optical XOR gate, which has Boolean logic of AB+AB.

• Journal of the Optical Society of Korea
• /
• v.19 no.3
• /
• pp.222-227
• /
• 2015

We propose a new and potentially integrable scheme for the realization of an all-optical binary full adder employing two XOR gates, two AND gates, and one OR gate. The XOR gate is realized using a Mach-Zehnder interferometer (MZI) based on a semiconductor optical amplifier (SOA). The AND and OR gates are based on the nonlinear properties of a semiconductor optical amplifier. The proposed scheme is driven by two input data streams and a carry bit from the previous less-significant bit order position. In our proposed design, we achieve extinction ratios for Sum and Carry output signals of 10 dB and 12 dB respectively. Successful operation of the system is demonstrated at 10 Gb/s with return-to-zero modulated signals.

• Proceedings of the Korea Electromagnetic Engineering Society Conference
• /
• 2003.11a
• /
• pp.113-117
• /
• 2003

This paper describes the design and the simulation results of the RF CMOS Class-E Power Amplifier for a 2.4GHz ISM band. This circuit is composed two connected amplifiers. where Class F amplifier drives Class E amplifier. The proposed circuit can reduce the total power dissipation of the driving stage and can work with higher efficiency. The power amplifier has been implemented in a standard $0.25{\mu}m$ CMOS technology and is shown to deliver 100mW output power to load with 41% power added efficiency(PAE) from a 2.5V supply.

• JSTS:Journal of Semiconductor Technology and Science
• /
• v.7 no.2
• /
• pp.67-75
• /
• 2007

To improve low sense margin at low voltage, we propose a negatively driven sensing (NDS) scheme and to solve the problem of WL-to-BL short leakage fail, a variable bitline reference scheme with free-level precharged bitline (FLPB) scheme is adopted. The influence of the threshold voltage offset of NMOS and PMOS transistors in a latch type sense amplifier is very important factor these days. From evaluating the sense amplifier offset voltage distribution of NMOS and PMOS, it is well known that PMOS has larger distribution in threshold voltage variation than that of NMOS. The negatively-driven sensing (NDS) scheme enhances the NMOS amplifying ability. The offset voltage distribution is overcome by NMOS activation with NDS scheme first and PMOS activation followed by time delay. The sense amplifier takes a negative voltage during the sensing and amplifying period. The negative voltage of NDS scheme is about -0.3V to -0.6V. The performance of the NDS scheme for DRAM at the gigabit level has been verified through its realization on 1-Gb DDR2 DRAM chip.

• Journal of the Semiconductor & Display Technology
• /
• v.16 no.4
• /
• pp.63-67
• /
• 2017

In this study, We developed a simple and low cost capacitive pressure mapping sensor and microcontroller-base lock-in amplifier array. We developed capacitive type pressure mapping sensor by forming the electrode and adhesives on plastic films using only the printing process, and the finishing the process by bonding the two films. Lock-in amplifier array was based on a general purpose microcontroller and had only a charge amplifier as analog circuits. In this study, a $10{\times}10$ capacitive type pressure mapping sensor and lock-in amplifier array was fabricated and its characteristics were analyzed.

• Proceedings of the IEEK Conference
• /
• 2000.06e
• /
• pp.195-198
• /
• 2000

A CMOS power amplifier for wireless home networks is designed using 0.2sum 1-poly 5-metal standard CMOS technology and simulation results are presented. The power amplifier provides maximum output power of 16.5dBm to a 50-Ohm load at 2.450Hz and dissipates 220mW of dc power from a single 2.5-V supply. The designed CMOS power amplifier has power control range of 20dB and an overall power-added efficiency of 17%