• 제목/요약/키워드: Selective etching

검색결과 152건 처리시간 0.026초

2단계 건식식각에 의한 GaAs Via-Hole 형성 공정 (A Via-Hole Process for GaAs MMIC's using Two-Step Dry Etching)

  • 정문식;김흥락;이지은;김범만;강봉구
    • 전자공학회논문지A
    • /
    • 제30A권1호
    • /
    • pp.16-22
    • /
    • 1993
  • A via-hole process for reproducible and reliable GaAs MMIC fabrication is described. The via-hole etching process consists of two step dry etching. During the first etching step a BC $I_{3}$/C $I_{2}$/Ar gas mixure is used to achieve high etch rate and small lateral etching. In the second etching step. CC $L_{2}$ $F_{2}$ gas is used to achieve selective etching of the GaAs substrate with respect to the front side metal layer. Via holes are formed from the backside of a 100$\mu$m thick GaAs substrate that has been evaporated initially with 500.angs. thick chromium and subsequently a 2000.angs. thick gold layer. The fabricated via holes are electroplated with gold (~20$\mu$m thick) to form via connections. The results show that established via-hole process is satisfactory for GaAs MMIC fabrication.

  • PDF

HF 기상식각에 의한 TEOS 희생층의 표면 미세가공 (Surface Micromachining of TEOS Sacrificial Layers by HF Gas Phase Etching)

  • 장원익;이창승;이종현;유형준
    • 한국정밀공학회:학술대회논문집
    • /
    • 한국정밀공학회 1996년도 추계학술대회 논문집
    • /
    • pp.725-730
    • /
    • 1996
  • The key process in silicon surface micromachining is the selective etching of a sacrificial layer to release the silicon microstructure. The newly developed anhydrous HF/$CH_3$OH gas phase etching of TEOS (teraethylorthosilicate) sacrificial layers onto the polysilicon and the nitride substrates was employed to release the polysilicon microstructures. A residual product after TEOS etching onto the nitride substrate was observed on the surface, since a SiOxNy layer is formed on the TEOS/nitride interface. The polysilicon microstructures are stuck to the underlying substrate because SiOxNy layer does not vaporize. We found that the only sacrificial etching without any residual product and stiction is TEOS etching onto the polysilicon substrate.

  • PDF

ECR 플라즈마에서 $BCI_3/SF_6$ 혼합 가스를 이용한 $Al_{0.25}Ga_{0.75}As$에 대한 GaAs의 선택적 식각에 대한 연구 (An Investigation of Selective Etching of GaAs to Al\ulcornerGa\ulcornerAs Using BCI$_3$SF\ulcorner Gas Mixture in ECR Plasma)

  • 이철욱;이동율;손정식;배인호;박성배
    • 한국전기전자재료학회논문지
    • /
    • 제11권6호
    • /
    • pp.447-452
    • /
    • 1998
  • The selective dry etching of GaAs to Al\ulcornerGa\ulcornerAs using $BCI_3/SF_6$ gas mixture in electron cyclotron resonance(ECR) plasma is investigated. A selectivity of GaAs to AlGaAs of more than 100 and maximum etch rate of GaAs are obtained at a gas ratio $SF_6/BCI_3+SF_6$ of 25%. We verified the formation of $AlF_3$ on $Al_{0.25}Ga_{0.75}As$from the Auger spectra which enhanced the etch selectivity. In order to investigate surface damage of AlGaAs caused by ECR plasma, we performed a low temperature photoluminescence(PL) measurement as a function of RF power. As the RF power. As the RF power increases, the PL intensity decreases monotonically from 50 to 100 Wand then repidly decreases until 250 W. This behavior is due to surface damage by plasma treatment. This dry etching technique using $BCI_3/SF_6$ gas mixture in ECR plasma is suitable for gate recess formation on the GaAs based pseudomorphic high electron mobility transistor(PHEMT)

  • PDF

TMAH:IPA:Pyrazine 용액에서 실리콘의 선택식각 (Selective Etching of Silicon in TMAH:IPA:Pyrazine Solutions)

  • 정귀상;이채봉
    • 한국전기전자재료학회:학술대회논문집
    • /
    • 한국전기전자재료학회 2000년도 춘계학술대회 논문집 전자세라믹스 센서 및 박막재료 반도체재료 일렉트렛트 및 응용기술
    • /
    • pp.112-116
    • /
    • 2000
  • This paper presents anisotropic ethcing characteristics of single-crystal silicon in tetramethylammonium hydroxide(TMAH):isopropyl alcohol(IPA) solutions containing pyrazine. With the addition of IPA to TMAH solutions, etching characteristics are exhibited that indicate an improvement in flatness on the etching front and a reduction in undercutting, but the etch rate on (100) silicon is decreased. The (100) silicon etch rate is improved by the addition of pyrazine. An etch rate on (100) silicon of $0.8\;{\mu}m/min$, which is faster by 13 % than a 20 wt.% solution of pure TMAH, is obtained using 20 wt.% TMAH:0.5 g/100 ml pyrazine solutions, but the etch rate on (100) silicon is decreased if more pyrazine is added. With the addition of pyrazine to a 25 wt.% TMAH solution, variations in flatness on the etching front were not observed and the undercutting ratio was reduced by 30 ~ 50 %.

  • PDF

증착각도를 달리한 무기질 $a-Se_{75}Ge_{25}$ 포토레지스트의 미세패턴형성 (Submicron Pattern Delineation with the Obliquely Deposited Inorganic a-Se75Ge25 photoresist.)

  • 정홍배;이영종;류희관;허휘
    • 대한전기학회논문지
    • /
    • 제36권9호
    • /
    • pp.636-639
    • /
    • 1987
  • In this study, we investigate the etching characteristics of a-Se75 Ge25 thin films. Etching properties are revealed as a function of obliqueness, temperature and concentraction of the etching solution. As the increase of obliqueness, selective etching effect increase rapidly by 35% at 80 obliqueness, and the etching rate increase the elevated temperature of the solution. The change of etching rate with obliqueness are related closely to the optical change due to the band gap illumination. We obtained clear pattern of 1.5um linewidth.

  • PDF

실리콘 Membrane 구조 형성을 위한 Wet Etching에 관한 연구 (A study on wet etching for silicon membrane construction formation)

  • 김동수;정원채
    • 대한전자공학회:학술대회논문집
    • /
    • 대한전자공학회 2001년도 하계종합학술대회 논문집(2)
    • /
    • pp.237-240
    • /
    • 2001
  • In this paper, we have presented processing technique about wet etching for silicon membrane construction formation. In order to make selective etching of backside silicon wafer, we used Si$_3$N$_4$ layer by PECVD(Plasma Enhanced Chemical Vapor Deposition). We have measured the surface thickness in backside silicon wafer after anisortropic wet etching with KOH:distilled water solutions. Through this experiment, we acquired the etching rate for 1.29${\mu}{\textrm}{m}$/min. The average rough of Si-membrane frontside and backside was 0.26${\mu}{\textrm}{m}$, 0.90${\mu}{\textrm}{m}$, respectively.

  • PDF

화학적 습식 에칭을 통한 AlN와 GaN의 결함 및 표면 특성 분석 (Investigation of defects and surface polarity in AlN and GaN using wet chemical etching technique)

  • 홍윤표;박재화;박철우;김현미;오동근;최봉근;이성국;심광보
    • 한국결정성장학회지
    • /
    • 제24권5호
    • /
    • pp.196-201
    • /
    • 2014
  • 화학적 습식 에칭을 통해 AlN와 GaN의 결함 및 표면 특성을 분석했다. 화학적 습식 에칭은 단결정의 결함을 선택적으로 에칭하기 때문에 결정의 품질을 평가하는 좋은 방법으로 주목 받고 있다. AlN와 GaN의 단결정은 NaOH/KOH 용융액을 이용하여 에칭을 했으며, 에칭 후 표면 특성을 알아보기 위해 주사전자현미경(SEM)과 원자힘 현미경(AFM)을 촬영했다. 에치 핏의 깊이를 측정하여 표면에 따른 에칭 속도를 계산했다. 그 결과 AlN와 GaN 표면에는 두 개의 다른 형태에 에치 핏이 형성 되었다. (0001)면의 metal-face(Al, Ga)는 육각 추를 뒤집어 놓은 형태를 갖는 반면 N-face는 육각형 형태의 소구 모양(hillock structure)을 하고 있었다. 에칭 속도는 N-face가 metal-face(Al, Ga)보다 각 각 약 109배(AlN)와 5배 정도 빨랐다. 에칭이 진행되는 동안 에치 핏은 일정한 크기로 증가하다 서로 이웃한 에치 핏들과 합쳐지는 것으로 보여졌다. 또한 AlN와 GaN의 에칭 공정을 화학적 메커니즘을 통해 알아 보았는데, 수산화 이온($OH^-$)과 질소의 dangling bond에 영향을 받아 metal-face(Al, Ga)와 N-face가 선택적으로 에칭되는 것으로 추론되었다.

결정질 실리콘 태양전지에 적용될 Single diffusion step으로 형성한 selective emitter 관한 연구 (A study on selective emitter formed by single diffusion step for crystalline silicon solar cells)

  • 김민정;이재두;이수홍
    • 한국전기전자재료학회:학술대회논문집
    • /
    • 한국전기전자재료학회 2010년도 하계학술대회 논문집
    • /
    • pp.234-234
    • /
    • 2010
  • Most high efficiency silicon solar cells use a passivated selective emitter. It have been an important research subject for crystalline silicon solar cells for decades. It is being used in production for high efficiency solar cells. Most of the selective emitter process require expensive extra masking, etching steps, and a double diffusion process making selective emitters not cost effective. In this paper, we study method for single diffusion step selective emitter process as an alternative to not cost effective double diffusion process. Cost effective selective emitter that the efficiency should be increased significantly (mare than 0.2%) and that the process should simple, robust and cheap.

  • PDF

Pseudo MOSFET을 이용한 Nano SOI 웨이퍼의 전기적 특성분석 (Electrical Characterization of Nano SOI Wafer by Pseudo MOSFET)

  • 배영호;김병길;권경욱
    • 한국전기전자재료학회논문지
    • /
    • 제18권12호
    • /
    • pp.1075-1079
    • /
    • 2005
  • The Pseudo MOSFET measurements technique has been used for the electrical characterization of the nano SOI wafer. Silicon islands for the Pseudo MOSFET measurements were fabricated by selective etching of surface silicon film with dry or wet etching to examine the effects of the etching process on the device properties. The characteristics of the Pseudo MOSFET were not changed greatly in the case of thick SOI film which was 205 nm. However the characteristics of the device were dependent on etching process in the case of less than 100 nm thick SOI film. The sub 100 nm SOI was obtained by thinning the silicon film of standard thick SOI wafer. The thickness of SOI film was varied from 88 nm to 44 nm by chemical etching. The etching process effects on the properties of pseudo MOSFET characteristics, such as mobility, turn-on voltage, and drain current transient. The etching Process dependency is greater in the thinner SOI wafer.

Fabrication of Large Area Transmission Electro-Absorption Modulator with High Uniformity Backside Etching

  • Lee, Soo Kyung;Na, Byung Hoon;Choi, Hee Ju;Ju, Gun Wu;Jeon, Jin Myeong;Cho, Yong Chul;Park, Yong Hwa;Park, Chang Young;Lee, Yong Tak
    • 한국진공학회:학술대회논문집
    • /
    • 한국진공학회 2013년도 제45회 하계 정기학술대회 초록집
    • /
    • pp.220-220
    • /
    • 2013
  • Surface-normal transmission electro-absorption modulator (EAM) are attractive for high-definition (HD) three-dimensional (3D) imaging application due to its features such as small system volume and simple epitaxial structure [1,2]. However, EAM in order to be used for HD 3D imaging system requires uniform modulation performance over large area. To achieve highly uniform modulation performance of EAM at the operating wavelength of 850 nm, it is extremely important to remove the GaAs substrate over large area since GaAs material has high absorption coefficient below 870 nm which corresponds to band-edge energy of GaAs (1.424 eV). In this study, we propose and experimentally demonstrate a transmission EAM in which highly selective backside etching methods which include lapping, dry etching and wet etching is carried out to remove the GaAs substrate for achieving highly uniform modulation performance. First, lapping process on GaAs substrate was carried out for different lapping speeds (5 rpm, 7 rpm, 10 rpm) and the thickness was measured over different areas of surface. For a lapping speed of 5 rpm, a highly uniform surface over a large area ($2{\times}1\;mm^2$) was obtained. Second, optimization of inductive coupled plasma-reactive ion etching (ICP-RIE) was carried out to achieve anisotropy and high etch rate. The dry etching carried out using a gas mixture of SiCl4 and Ar, each having a flow rate of 10 sccm and 40 sccm, respectively with an RF power of 50 W, ICP power of 400 W and chamber pressure of 2 mTorr was the optimum etching condition. Last, the rest of GaAs substrate was successfully removed by highly selective backside wet etching with pH adjusted solution of citric acid and hydrogen peroxide. Citric acid/hydrogen peroxide etching solution having a volume ratio of 5:1 was the best etching condition which provides not only high selectivity of 235:1 between GaAs and AlAs but also good etching profile [3]. The fabricated transmission EAM array have an amplitude modulation of more than 50% at the bias voltage of -9 V and maintains high uniformity of >90% over large area ($2{\times}1\;mm^2$). These results show that the fabricated transmission EAM with substrate removed is an excellent candidate to be used as an optical shutter for HD 3D imaging application.

  • PDF