• Journal of the Korean Institute of Electrical and Electronic Material Engineers
• /
• v.11 no.6
• /
• pp.447-452
• /
• 1998

The selective dry etching of GaAs to Al\ulcornerGa\ulcornerAs using $BCI_3/SF_6$ gas mixture in electron cyclotron resonance(ECR) plasma is investigated. A selectivity of GaAs to AlGaAs of more than 100 and maximum etch rate of GaAs are obtained at a gas ratio $SF_6/BCI_3+SF_6$ of 25%. We verified the formation of $AlF_3$ on $Al_{0.25}Ga_{0.75}As$from the Auger spectra which enhanced the etch selectivity. In order to investigate surface damage of AlGaAs caused by ECR plasma, we performed a low temperature photoluminescence(PL) measurement as a function of RF power. As the RF power. As the RF power increases, the PL intensity decreases monotonically from 50 to 100 Wand then repidly decreases until 250 W. This behavior is due to surface damage by plasma treatment. This dry etching technique using $BCI_3/SF_6$ gas mixture in ECR plasma is suitable for gate recess formation on the GaAs based pseudomorphic high electron mobility transistor(PHEMT)

• Journal of the Korean Institute of Telematics and Electronics A
• /
• v.28A no.11
• /
• pp.902-909
• /
• 1991

A reproducible selective dry etch process of GaAs/AlGaAs Heterostructures for High Electron Mobility Transistor(HEMT) Device fabrication is developed. Using RIE mode with $CCl_{2}F_{2}$ as the basic process gas, the observed etch selectivity of GaAs layer with respect to GaAs/$Al_{0.3}Ga_{0.7}$As is about 610:1. Severe polymer deposition problem, parialy generated from the use of $CCl_{2}F_{2}$ gas only, has been significantly reduced by adding a small amount of He gas or by $O_{2}$ plasma ashing after etch process. In order to obtain an optimized etch process for HEMT device fabrication, we com pared the properties of the wet etched Schottky contact with those of the dry etched one, and set dry etch condition to approach the characteristics of Schottky diode on wet etched surface. By applying the optimized etch process, the fabricated HEMT devices have the maximum transconductance $g_{mext}$ of 224 mS/mm, and have relatively uniform distribution across the 2inch wafer in the value of 200$\pm$20mS/mm.

• Journal of Power Electronics
• /
• v.14 no.3
• /
• pp.488-498
• /
• 2014

This paper presents an implementation of selective harmonic elimination (SHE) modulation for a single-phase 13-level transistor-clamped H-bridge (TCHB) based cascaded multilevel inverter. To determine the optimum switching angle of the SHE equations, the Newton-Raphson method is used in solving the transcendental equation describing the fundamental and harmonic components. The proposed SHE scheme used the relationship between the angles and a sinusoidal reference waveform based on voltage-angle equal criteria. The proposed SHE scheme is evaluated through simulation and experimental results. The digital modulator based-SHE scheme using a field-programmable gate array (FPGA) is described and has been implemented on an Altera DE2 board. The proposed SHE is efficient in eliminating the $3^{rd}$, $5^{th}$, $7^{th}$, $9^{th}$ and $11^{th}$ order harmonics, which validates the analytical results. From the results, it can be seen that the adopted 13-level inverter produces a higher quality with a better harmonic profile and sinusoidal shape of the stepped output waveform.

• Journal of the Korean Solar Energy Society
• /
• v.33 no.3
• /
• pp.27-35
• /
• 2013

One of the most important factors that have a large influence on performance of the solar water heater system is performance of the solar collector, more detailedly, coating technology on the surface of the solar collector, which can provide high solar absorptance and low emittance. The core of the coating technology is to coat solar selective surfaces. In this study, various performance experiments are carried out using $Cr_2(SO_4)_3{\cdot}15H_2O$ coating technology. Here, IGBT(Insulated Gate Bipolar Transistor) of 5000A-15V was used as the surface processing rectifier which can stably output power and also can control voltage and current. The plating solution mainly contains black chrome$^{+3}$ concentration, H-y Conductivity, N-u Complex, NF Additive and NC-2 Wetter. Before applying the black chrome coating on the copper plate, optimal conditions are provided by using various preprocessing methods such as removal of fat, activation, electrolytic polishing, nickel strike, copper sulfate plating and bright neckel plating, and then the automatic continuous coating experiment are performed according to plating time and cathode current density. In the experiment, after the removal of fat, chemical polishing, nickel strike and activation processes as the preprocessing methods, the black chrome coating was performed in a plate solution temperature of $28^{\circ}C$ and a cathode current density of $18A/cm^2$ for 90 seconds. The thickness of chrome and nickel on the coated plate is $0.389{\mu}m$, $159{\mu}m$ respectively. As a result of the coating experiment, it showed the most excellent performance having a high solar absorptance of 98% and a low emittance of $5{\pm}1%$ when the black chrome surface had a thickness of $0.398{\mu}m$.

• 한국정보디스플레이학회:학술대회논문집
• /
• 2005.07b
• /
• pp.1119-1122
• /
• 2005

A selective deposition of Co thin films for thin film transistor gate electrode has been carried out by the growth with combination of micro-contact printing and metal organic chemical vapor deposition (MOCVD). This results in the elimination of optical lithography process. MOCVD has been employed to selectively deposit Co films on preformed OTS gate pattern by using micro-contact printing (${\mu}CP$). A hydrogenated amorphous silicon TFT with a Co gate selectively formed on SAMs patterned structure exhibited a subthreshold slope of 0.88V/dec, and mobility of $0.35cm^2/V-s$, on/off current ratio of $10^6$, and a threshold voltage of 2.5V, and thus demonstrating the successful application of the novel bottom-up approach into the fabrication of a-Si:H TFTs.

• Transactions on Electrical and Electronic Materials
• /
• v.12 no.4
• /
• pp.148-151
• /
• 2011

We designed and fabricated aluminium gallium nitride (AlGaN)/GaN high electron mobility transistors (HEMTs) with stable reverse blocking characteristics established by employing a selective fluoride plasma treatment on the drainside gate edge region where the electric field is concentrated. Implanted fluoride ions caused a depolarization in the AlGaN layer and introduced an extra depletion region. The overall contour of the depletion region was expanded along the drift region. The expanded depletion region distributed the field more uniformly and reduced the field intensity peak. Through this field modulation, the leakage current was reduced to 9.3 nA and the breakdown voltage ($V_{BR}$) improved from 900 V to 1,400 V.

• Journal of Sensor Science and Technology
• /
• v.6 no.3
• /
• pp.207-213
• /
• 1997

A field effect transistor(FET) type dissolved carbon dioxide($pCO_{2}$) sensor with a double layer structure of hydrogel membrane and $CO_{2}$ gas permeable membrane was fabricated by utilizing a $H^{+}$ ion selective field effect transistor(pH-ISFET) with Ag/AgCl reference electrode as a base chip. Formation of hydrogel membrane with photo-crosslinkable PVA-SbQ or PVP-PVAc/photosensitizer system was not suitable with the photolithographic process. Furthermore, hydrogel membrane on pH-ISFET base chip could be fabricated by photolithographic method with the aid of N,N,N',N'-tetramethyl othylenediarnine(TED) as $O_{2}$ quencher without using polyester film as a $O_{2}$ blanket during UV irradiation process. Photosensitive urethane acrylate type oligomer was used as gas permeable membrane on top of hydrogel layer. The FET type $pCO_{2}$ sensor fabricated by photolithographic method showed good linearity (linear calibration curve) in the range of $10^{-3}{\sim}10^{0}\;mol/{\ell}$ of dissolved $CO_{2}$ in aqueous solution with high sensitivity.

• Proceedings of the Korean Vacuum Society Conference
• /
• 2012.02a
• /
• pp.385-385
• /
• 2012

A two terminal N+/P/N+ junction device to replace the conventional selective transistor was studied as a bilateral switching device for spin transfer torque (STT) MRAM based on 3D device simulation. An N+/P/N+ junction structure with $30{\times}30nm$ area requires bi-directional current flow enough to write a data by a drain induced barrier lowering (DIBL) under a reverse bias at N+/P (or P/N+ junction), and high current on/off ratio of 106. The SiGe materials are widely used in hetero-junction bipolar transistors, bipolar compensation metal-oxide semiconductors (BiCMOS) since the band gap of SiGe materials can be controlled by changing the fraction and the strain epilayers, and the drift mobility is increased with the increasing Ge content. In this work, N+/P/N+ SiGe material based junction provides that drive current is increased from 40 to $130{\mu}A$ by increased Ge content from 10~80%. When Ge content is about 20%, the drive current density of SiGe device substantially increased to 2~3 times better than Si-based junction device in case of 28 nm P length, which is sufficient current to operation of STT-MRAM.

• Journal of Integrative Natural Science
• /
• v.4 no.4
• /
• pp.311-314
• /
• 2011

Application of self-assembled monolayers (SAMs) to the fabrication of organic thin film transistor has been recently reported very often since it can help to provide ohmic contact between films as well as to form simple and effective electrode pattern. Accordingly, quality of these ultra-thin films is becoming more imperative. In this study, in order to manufacture a high quality SAM pattern, a hydrophobic alkylsilane monolayer and a hydrophilic aminosilane monolayer were selectively coated on $SiO_2$ surface through the consecutive procedures of a micro-contact printing (${\mu}CP$) and dip-coating methods under extremely dry condition. On a SAM pattern cleaned with SC1 solution immediately after ${\mu}CP$, poly(3,4-ethylenedioxythiophene) (PEDOT) source and drain electrode array were very selectively and nicely vapour phase polymerized. On the other side, on a SC1-untreated SAM pattern, PEDOT array was very poorly polymerized. It strongly suggests that the SC1 cleaning process effectively removes unwanted contaminants on SAM pattern, thereby resulting in very selective growth of PEDOT electrode pattern.

• The Transactions of the Korean Institute of Electrical Engineers C
• /
• v.48 no.5
• /
• pp.315-318
• /
• 1999

We have proposed and fabricated the new bottom-gated polycrystalline silicon (poly-Si) thin film transistor (TFT) with a partial amorphous-Si region by employing the selective laser annealing. The channel layer of the proposed TFTs is composed of poly-Si region in the center and a-Si region in the edge. The TEM image shows that the local a-Si region is successfully fabricated by the effective cut out of the incident laser light in the upper a-Si layer. Our experimental results show that the ON/OFF current ratio is increased significantly by more than three orders in the new poly-Si TFT compared with conventional poly-Si TFT. The leakage current is decreased significantly due to the highly resistive a-Si re TFTs while the ON-series resistance of the local a-Si is reduced significantly due to the considerable inducement of electron carriers by the positive gate bias, so that the ON-current is not decreased much.