• Journal of the Korean Institute of Landscape Architecture
• /
• v.27 no.4
• /
• pp.108-121
• /
• 1999

Creative spatial production in Environmental design relies, in large part, on the artistic talent of the designer(s) that is applied to the design solutions or schematic plans. This study proposes the importance and necessity of the use of 'Plastic Arts" or the technique of artistic manipulation and definition of space in Environmental Design studio programs. This fundamental design approach is currently lacking in Korean design studio programs. Moreover, the current trend of interdisciplinary design (that is, between landscape architecture, architecture, urban and environmental planning) emphasizes the importance of such techniques. "plastic Arts" techniques can serve as a basic code of communication between design disciplines and can in itself be a common approach. The method of this study is based on the empirical datas, that is, the educational performances which are executed in Landscape studio programs of some Korean Universities. The results are summarized as follows; 1. The program, "Plastic Arts" Should be included in the basic organization of Landscape design studio programs. 2. Unlike France where "Plastic Arts" program is implemented through out Landscape Architecture programs in Korea, "Plastic Arts" should be intensified and continued for longer period of time for students in the initial years. 3. In creation of "Plastic Arts" programs for Korean Landscape Design studios, the traditional and contemporary values of aesthetic of the Nature should be taken in consideration. 4. In order to confirm the necessity of "Plastic arts" program in the organization of landscape curriculum, more studies should be done, with empirical datas.pe curriculum, more studies should be done, with empirical datas.

• Journal of the Korean Institute of Landscape Architecture
• /
• v.30 no.4
• /
• pp.74-81
• /
• 2002

Ihis landscape design was proposed for the Remodeling for the National Theater of Korea Competition. Today, the National Theater of Korea, located in Jangchoongfong, Joong-gu, Seoul, asks plans for renovation. The landscape design for the remodeling of the theater is conducted as part of comprehensive programs for its renovation. The Government sought design proposals through a design competition in April, 2002. The authors proposed a landscape design for remodeling the National Theater of Korea and won first place in the competition. The landscape design covers the following a survey of the present status, a site analysis, a schematic design, and design, development. In the authors'design, heavens, humans, earth and nature are symbolically expressed within the site. The outdoor spaces of the National Theater of Korea are organically composed of the following low spaces : 1) a field of creation; 2) a field of recreation; 3) a field of meeting; and 4) a field of contemplation. The field of creation consists of a main entrance, spaces for public performance and plays, spaces with symbolic water features, and resting areas. The field of recreation is composed of various exhibition spaces. The field of meeting consists of traditional Korean-style gardens and an outdoor cafeteria. The field of contemplation features lawns, grasses and trees, and provides an area for pedestrian strolling. The outdoor spaces of the National Theater of Korea would produce an atmosphere suited to a cultural and artistic place. In the spaces, people would perceive a unique sense of place through various types of fountains, pergolas, columns, walls, light poles and bollards. An example of the true meaning of a cultural space and a resting place is provided in these spaces. The renovated National Theater of Korea would be a new type of theater with regional context, cultural meaning, spatial identity, various amenities with symbolic images, function and beauty.

• Journal of the Korean Institute of Educational Facilities
• /
• v.13 no.3
• /
• pp.29-36
• /
• 2006

This research is intended to analyze the tendency and mixed-use of the PFI for the middle schools in Chiba Province, Japan. The Ichikawa 7th middle school has included food supply system, nursery school, auditorium, day service center and care house. It consists of 2 PFIs. The one is middle school, food supply system, nursery school and Auditorium. The other is Day Service Center and Care House for elderly. This is the first mixed-use school by PFI in Japan. The PFI is a very nice tool for the future of our educational environment. But it has weak points, too. This paper analyze the case of Japanese PFI for the better results of Korean BTL systems.

• The Journal of Korea Robotics Society
• /
• v.6 no.4
• /
• pp.317-322
• /
• 2011

An augmented state feedback controller for a Wheeled Inverted Pendulum (WIP) is proposed in this research. The augmented state feedback controller is able to keep the WIP returning to the origin. Generally, the WIP has both stable and unstable equilibrium points. To keep the WIP over the unstable equilibrium point, the WIP consistently is being controlled. A simple state feedback controller is letting the WIP out of the origin when the center of gravity of the WIP locates out of the schematic center line. In some case of applications, it may not be desirable that the WIP is drifting out of the initial location. The proposed augmented state feedback controller is able to keep the WIP at the initial location whether its center of gravity lies out of the center line or not. Numerical simulations are carried out to show the validation of the augmented sated feedback controller.

• Proceedings of the IEEK Conference
• /
• 2002.07a
• /
• pp.361-364
• /
• 2002

Shortest path problem belongs to the combinatorial optimization problem and plays an important role in the field of computer aided design. It can either be directly applied as in the case of routing or serves as a important subroutine in more complex problems. In this paper, a systolic array for the SSSP(single-source shortest path problem) was derived. The array was modeled and simulated in RTL level using VHDL, then synthesized to a schematic and finally implemented to a layout using the cell library based on 0.35 $\mu\textrm{m}$ CMOS 1-poly 4-metal CMOS technology.

• Proceedings of the Korean Institute of Intelligent Systems Conference
• /
• 2000.11a
• /
• pp.372-375
• /
• 2000

퍼지 시스템은 비선형 시스템을 해석하고 제어기 설계 등에 많이 이용되고 있으나 대부분의 그 구현은 PC나 웍스테이션의 프로그램에 의존하고 있다. 고속의 동작을 요구하는 시스템이나 소형 시스템에는 전용 프로세서의 사용이 필요하다. 본 논문에서는 여러 퍼지 시스템 중에서 적은 규칙수로도 효과적인 성능을 나타내고 결론부가 선형식으로 표현되어 ASIC을 이용한 하드웨어화가 용이한 형태를 가진 TSK퍼지 추론 프로세서를 FPGA로 구현한다. ASIC의 설계는 Top-down 방식을 이용하여 전체구성은 Schematic을 이용하고 기능블록은 VHDL로 기술한다. TSK퍼지 추론의 연산은 전제부와 결론부를 병렬연산함으로써 고속처리를 구현하고 이에 필요한 제어부를 설계하였다. 또한 하드웨어 구현을 위해 실수연산을 이산화된 연산으로 바꾸고 이에 따른 나누기 연산자를 구현하였다.

• Proceedings of the KIEE Conference
• /
• 2009.07a
• /
• pp.1568_1569
• /
• 2009

RFID 수동 태그의 동작 원리를 이용하여 USN/WBAN 센서 노드 시스템에 적용 가능한 웨이크 업 회로를 설계하였다. 웨이크 업회로 구성은 크게 전압 체배기, 복조기, 상태기계로 구성되었다. 상태 기계에 동작 가능한 전압을 공급하기 위해 전압 체배기는 문턱 전압 제거 방식을 적용한 구조를 사용하였고, 복조기 회로로는 AM 복조기로 구조가 간단한 포락선 검파기 방식을 사용하였다. 전압 체배기에 높은 전압이 인가될 경우 회로가 파괴되는 것을 막기 위해 제한 회로를 구성하여 최대 전압을 2.1V로 제한하였다. 또한 복조기에서는 안정적인 데이터 복조를 위해 비교기의 기준전압을 입력신호의 평균값을 사용한 슈미트 트리거 비교기를 사용하여 안정적으로 데이터를 추출하였다. 삼성 0.18um CMOS 공정을 이용하여 설계하였고, 측정 결과 전압 체배기의 체배 전압은 2.07~1.76V까지 체배 되는 것을 확인하였고, 복조기의 데이터 복조 역시 약 4M의 거리까지 데이터를 복조함을 확인하였다.

• Journal of the Korean Society of Fisheries and Ocean Technology
• /
• v.27 no.1
• /
• pp.69-74
• /
• 1991

The Variable Structure System(VSS) will be of much intrest to educators and design engineers who wish to demonstrate and investigate sophisticated position control methods and their applications. This paper describes DC motor position control by means of VSS concept. The control scheme is derived, implemented and tested in the laboratory where IBM AT computer has been used as a digital controller to control a representative servo system. The control system schematic is given and sample results are shown for illustration. This experiment may serve as a basis for further application of VSS.

• Magazine of the Korean Society of Agricultural Engineers
• /
• v.42 no.1
• /
• pp.66-72
• /
• 2000

A study was conducted to find distribution patterns of minisprinkler without a bridge for the desing of microirrigation systems. The experiments were executed in a plastic house to minimize the effect of the wind. Data were collected at four different operation pressures and at 3 different riser heights. Sprayed water were collected by aluminium cans with 65mm diameter and 100mm height placed at 0.3m grid spacing . A schematic distribution pattern with distance from a minisprinkler was suggested for the layout design of the minisprinkler. Distribution pattern of the minisprinkler was found irregular in space. Distributin performance characteristics of the minisprinkler such as effective radius. , effective area, mean application depth, absolute maximum application depth, effective maximum application depth and coefficient of variation were determined. It was indicated that there is a trend of decrease in variation coefficient adn better water distribution by the increase in operation pressures and riser heights.

• Journal of the Korean Institute of Telematics and Electronics
• /
• v.27 no.8
• /
• pp.1201-1210
• /
• 1990

This paper proposes on-chip instruction and data cache memories on RISC reduced instruction set computer) architecture which supports fast instruction fetch and data read/write, and enables RISC processor under research to obtain high performance. In the execution of HLL(high level language) programs, heavily used local scalar variables are stored in large register file, but arrays, structures, and global scalar variables are difficult for compiler to allocate registers. These problems can be solved by on-chip Instruction/Data cache. And each cycle of instruction fetch, pad delay causes the lowering of the processors's performance. Cache memories are designed in CMOS technology and SRAM(static-RAM), that saves layout area and power dissipation, is used for instruction and data storage. To speed up and support RISC processor's piplined architecture efficiently, hardwired logic technology is used overall circuits i cache blocks. The schematic capture and timing simulation of proposed cache memorises are performed on Apollo DN4000 workstation using Mentor Graphics CAD tools.