• Journal of Electrical Engineering and Technology
• /
• v.10 no.1
• /
• pp.188-194
• /
• 2015

This paper proposes a generalized regression neural network (GRNN) based algorithm for data interpolation and design optimization of brushless dc (BLDC) motor. The procedure makes use of magnet length, stator slot opening and air gap length as design variables. Cogging torque and average torque are treated as performance indices. The optimal design necessitates mitigating the cogging torque and maximizing the average torque by varying design variables. The data set for interpolation and ensuing design optimisation using GRNN is obtained by modeling a standard BLDC motor using finite element analysis (FEA) tool MagNet 7.1.1. The performance indices of the standard motor obtained using FEA are validated with an experimental model and an analytical method. The optimal design is authenticated using particle swarm optimization (PSO) algorithm and the performance indices of the optimal design obtained using GRNN is validated using FEA. The results indicate the suitability of GRNN as an interpolation and design optimization tool for a BLDC motor.

• Journal of the Institute of Electronics Engineers of Korea TC
• /
• v.40 no.11
• /
• pp.72-76
• /
• 2003

The defected ground structure (DGS ) for microstrip structure can be used to protect analog/RF signal from SSN interference of digital circuits on PCB with common ground. However, the basic DGS gives rise to undesired emissions that may interfere with nearby circuitry due to the ground discontinuity. In this paper, we have proposed the modified structure, Corrugated DGS and the method to reduce the radiation by adding the lumped resistor on the proposed Corrugated DGS.

• Journal of Electrical Engineering and Technology
• /
• v.10 no.2
• /
• pp.551-559
• /
• 2015

This paper's focus is in reducing the torque ripple and increasing the average torque by optimizing switching angles of 8/6 switched reluctance motor while implementing a robust speed controller in the outer loop. The mathematical model of the machine is developed and it is simulated using MATLAB/Simulink. An objective function and constraints are formulated and Optimum turn-on and turn-off angles are determined using Particle swarm optimization and Genetic Algorithm techniques. The novelty of this paper lies in implementing sliding mode speed controller with optimized angles. The results from both the optimization techniques are then compared with initial angles with one of them clearly being the better option. Speed response is compared with PID controller.

• Journal of Electrical Engineering and Technology
• /
• v.12 no.5
• /
• pp.1970-1979
• /
• 2017

Ultra Lift Luo Converter (ULC) gained considerable research interest in recent years. The stability analysis of voltage mode and peak current mode controlled ULC in continuous conduction mode is analyzed in this paper. The Eigen value theory is used for the stability analysis of voltage mode controlled ULC. Then to characterize the dynamics of inner current loop, the expressions of closed loop transfer function and loop gain are determined. An algorithm has been developed to analyze the stability of the peak current mode controlled ULC. The theoretical results are correlated with the simulation results obtained using PSIM 9.1(SMARTCTRL 1.0) software. Finally it is proposed to fabricate a prototype and validate the performance by suitable experimental setup.

• Atmosphere
• /
• v.25 no.3
• /
• pp.559-568
• /
• 2015

As is evident from its definition, Southern Oscillation Index variability conformed to a combination of the variations of Darwin and Tahiti pressure. Over the El-$Ni{\tilde{n}}o$ Southern Oscillation spectra, the Darwin pressure shared variations associated with the SSN tendency while the Tahiti had a connection with the stratospheric quasi-biennial oscillation modulating annual cycle. The power peak near the 3.5-year period comprised the third harmonic of the sun and the second of the modulated annual cycle. The derived harmonics came from both sources, so the initiation of El-$Ni{\tilde{n}}o$ could be predicted more successfully when including the effects of the sun and QBO.

• Proceedings of the IEEK Conference
• /
• 2001.06b
• /
• pp.129-132
• /
• 2001

This paper presents an efficient method to estimate the maximum SSN (simultaneous switching noise) for ground interconnection networks in CMOS systems using Taylor's series and analyzes the truncation error that has occurred in Taylor's series approximation. We assume that the curve form of noise voltage on ground interconnection networks is linear and derive a polynomial expression to estimate the maximum value of SSN using $\alpha$-power MOS model. The maximum relative error due to the truncation is shown to be under 1.87% through simulations when we approximate the noise expression in the 3rd-order polynomial.

• Journal of Electrical Engineering and Technology
• /
• v.9 no.1
• /
• pp.136-142
• /
• 2014

A major problem in Switched Reluctance Motor (SRM) is torque ripple, which causes undesirable acoustic noise and vibration. This work focuses on reducing the undesirable torque ripple in SRM by modifying stator and rotor geometry. This paper presents a comparative study on torque ripple minimization in SRM with modified pole shapes such as stator pole taper, stator pole face with non-uniform air gap and pole shoe attached to rotor pole. Further this paper presents a detailed sensitivity analysis of the effect of different geometrical parameters that alter the pole face shapes on the performance of SRM. The analysis is performed using finite-element method considering average torque and torque ripple as performance parameters. Based on the analysis, a design combining stator pole taper with non-uniform air gap is proposed to improve the torque characteristics of SRM. The dynamic characteristics of the proposed design are simulated and the results show satisfactory reduction in torque ripple.

• Journal of electromagnetic engineering and science
• /
• v.2 no.2
• /
• pp.68-74
• /
• 2002

In this paper, a pre-layout design approach for high-speed microprocessor is proposed. For multilayer PCB stark up configuration as well as selection and placement of decoupling capacitors, an effective solution for reducing SSN and EMI is obtained by modeling and simulation of complete power distribution system. The system model includes VRM, decoupling capacitors, multiple power and ground planes for core voltage, vias, as well as microprocessor. Finally, the simulation results are verified by measurements data.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.38 no.4
• /
• pp.60-60
• /
• 2001

칩과 칩 사이의 전송 속도가 증가함에 따라, 누화 및 스위칭 잡음에 의한 시스템의 성능 저하가 심각해지고 있다. 본 논문에서 제안하는 인터페이스는 한 심벌 펄스의 상승/하강 에지 위치에 데이터를 엔코딩하고, 천이 방향이 반대인 P-CTR과 N-CTR (positive/Negative Constant Transition Rate)을 사용하며, P-CTR 드라이버 2개 묶음과 N-CTR 드라이버 2개 묶음을 교대로 배치하여 버스를 구성한다. 제안하는 P/N-CTR 코드 인터페이스에서는 임의의 한 배선에 대해서 양옆의 이웃한 배선 신호가 동시에 같은 방향으로 스위칭하는 경우가 발생하지 않기 때문에 최대 누화 잡음과 최대 스위칭 잡음을 기존의 I/O 인테페이스 보다 감소시킬 수 있다. 제안하는 인터페이스 방식의 잡음 감소 특성을 검증하기 위하여 다양한 배선 구조와 여러 비트 폭의 버스 구조에 적용하고, 0.35㎛ SPICE 파라미터를 이용한 HSPICE 시뮬레이션을 수행하였다. 제안한 인터페이스는 기존의 인터페이스와 비교하여 32 비트 미만의 버스에서는 최대 누화 잡음이 최소26.78 % 감소하고, 누화는 50 % 감소한다.

• Journal of electromagnetic engineering and science
• /
• v.6 no.1
• /
• pp.62-70
• /
• 2006

This paper presents a new power plane design method incorporating a single geometry derived from a unit cell of photonic bandgap(PBG) structure. This method yields constantly wide suppression of parallel plate resonances from 0.9 GHz to 4.2 GHz and is very efficient to eliminate PCB resonances in a specified frequency region to provide effective suppression of simultaneous switching noise(SSN). It is shown that with only two cells the propagation of unwanted high frequency signals is effectively suppressed, while it could provide continuous return signal path. The measured results agree very well with theoretically predicted ones, and confirm that proposed method is effective for reducing EMI, with measured near-field distribution. The proposed topology is suitable for design of high speed digital system.