• Title/Summary/Keyword: RTA(Rapid Thermal Annealing)

Search Result 337, Processing Time 0.024 seconds

Properties of MFS capacitors using $YMnO_3$ film ($YMnO_3$를 이용한 MFS 커패시터의 특성)

  • 김채규;김진규;정순원;김용성;이남열;김광호;유병곤;이원재;유인규
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 1999.11a
    • /
    • pp.425-428
    • /
    • 1999
  • In this paper, the electrical properties of Pt/YMnO$_3$/Si(100) structures with difference rapid thermal annealing (RTA) treatment were investigated. YMnO$_3$films were obtained without buffer layers, introducing oxygen. A typical value of the dielectric constant was about 20 derived from 1MHz capacitance-voltage (C-V) measurement and the resistivity of the film at the field of 150kV/cm was about 1.34$\times$10$^{12}$ $\Omega$ . cm. The minimum interface state density around midgap was estimated to be about 5$\times$10$^{11}$ cm$^2$. eV.

  • PDF

A Study on Structural and Dielectric Properties of the ((Ba,Sr)TiO$_3$ Thin Films by Sol-Gel Method (Sol-Gel법으로 제작된 (Ba,Sr)O$_3$ 박막의 구조 및 유전특성에 관한 연구)

  • 홍상기;김성구;마석범;장낙원;백동수
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 1999.11a
    • /
    • pp.290-293
    • /
    • 1999
  • (Ba$_{0.5}$Sr$_{0.5}$)TiO$_3$ thin films were fabricated at different RTA temperatures and thicknesses by Sol-Gel method. Solution consisting of acetate powders and titanium isopropoxide in a mixture of acetic acid and ethylene glycol were spin coated onto Pt/Ti/SiO$_2$/Si substrates. The films were annealed in the temperature range of 650~80$0^{\circ}C$ for 3 minutes by rapid thermal annealing. These BST thin films were fully crystallized at 75$0^{\circ}C$ and showed a maximum dielectric constant value of $\varepsilon$$_{r}$=~468 and dielectric loss was ~0.025 at a thickness of approximately 4000$\AA$.EX>.>.

  • PDF

Effects of RTA on the Properties of SBNO Thin Film (SBNO 박막의 특성에 미치는 RTA 영향)

  • Kim, Jin-Sa
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.25 no.11
    • /
    • pp.926-929
    • /
    • 2012
  • The $Sr_{0.7}Bi-{2.3}Nb_2O_9$(SBNO) thin films were deposited on Si substrate by RF magnetron sputtering method at $300^{\circ}C$ of substrate temperature. And the SBNO thin films were annealed at $650{\sim}800^{\circ}C$ using RTA (rapid thermal annealing). The grain of SBNO thin films were increased with the increase of annealing temperature. The dielectric constant (100) of SBNO thin film was obtained by RTA above $750^{\circ}C$. The voltage dependence of dielectric loss showed a value within 0.03 in voltage ranges of -5~+5 V. Also, the dielectric constant characteristics showed a stable value with the increase of frequency.

Direct Bonding of Heterogeneous Insulator Silicon Pairs using Various Annealing Method (열처리 방법에 따른 이종절연층 실리콘 기판쌍의 직접접합)

  • 송오성;이기영
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.16 no.10
    • /
    • pp.859-864
    • /
    • 2003
  • We prepared SOI(silicon-on-insulator) wafer pairs of Si II SiO$_2$/Si$_3$N$_4$ II Si using wafer direct bonding with an electric furnace annealing(EFA), a fast linear annealing(FLA), and a rapid thermal annealing(RTA), respectively, by varying the annealing temperatures at a given annealing process. We measured the bonding area and the bonding strength with processes. EFA and FLA showed almost identical bonding area and theoretical bonding strength at the elevated temperature. RTA was not bonded at all due to warpage, We report that FLA process was superior to other annealing processes in aspects of surface temperature, annealing time, and bonding strength.

Fabrication of the Two-Step Crystallized Polycrystalline Silicon Thin Film Transistors with the Novel Device Structure (두 단계 열처리 방법으로 결정화된 새로운 구조의 다결정 실리콘 박막 트렌지스터의 제작)

  • Choi, Yong-Won;Wook, Hwang-Han;Kim, Yong-Sang;Kim, Han-Soo
    • Proceedings of the KIEE Conference
    • /
    • 2000.07c
    • /
    • pp.1772-1775
    • /
    • 2000
  • We have fabricated poly-Si TFTs by two-step crystallizaton. Poly-Si films have been prepared by furnace annealing(FA) and rapid thermal annealing(RTA) followed by subsequent the post-annealing, excimer laser annealing. The measured crystallinity of RTA and FA annealed poly-Si film is 77% and 68.5%, respectively. For two-step annealed poly-Si film, the crystallinity has been drastically to 87.7% and 86.3%. The RMS surface roughness from AFM results have been improved from 56.3${\AA}$ to 33.5${\AA}$ after post annealing. The measured transfer characteristics of the two-step annealed poly-Si TFTs have been improved significantly for the both FA-ELA and RTA-ELA. Leakage currents of two-step annealed poly-Si TFTs are lower than that of the devices by FA and RTA. From these results, we can describe the fact that the intra-grain defects has been cured drastically by the post-annealing.

  • PDF

Improvement of AlGaAs/GaAs Quantum Well Laser Diodes by Thermal Annealing (AlGaAs/GaAs 레이저 다이오우드의 열처리에 의한 개선에 관한 연구)

  • Jung, Hyon-Pil;Kenzhou Xie;Wie, Chu-Ryang;Lee, Yun-Hyun
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.18 no.3
    • /
    • pp.449-455
    • /
    • 1993
  • In order to investigate the improvements of relatively poor characteristics of short wave length AlGaAs/GaAs laser diodes which are useful as a light source for short distance communication systems, the low temperature $(<680^{\circ}C)$ grown AlGaAs/GaAs GRINSCH-QW laser diodes by molecular beam epitaxy have been studied by photoluminescence as a function of rapid thermal annealing (RTA) temperature. It is shown that guantum well photoluminescence intensity increased substantially by a factor of 10 after RAT at $950^{\circ}C$ for 10 sec. This is related to the reduction of non-radiative recombination in the guantum well region. The threshold current of annealed laser diode is reduced by a factor, of 4, confirming the improvement of laser diode quality by rapid thermal annealing.

  • PDF

Study on Low Temperature Formation of Ferroelectric $Sr_{0.9}4$Bi_{2.1}$$Ta_2$$O_9$ Thin Films by Sol-Gel Process and Rapid Thermal Annealing (솔-젤법 및 급속열처리에 의한 $Sr_{0.9}4$Bi_{2.1}$$Ta_2$$O_9$ 박막의 저온형성에 관한 연구)

  • 장현호;송석표;김병호
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.13 no.4
    • /
    • pp.312-317
    • /
    • 2000
  • Ferroelectric S $r_{0.9}$/B $i_{2.1}$/T $a_{2}$/ $O_{9}$ solutions were synthesized using sol-gel process in which strontinum ethoxide bismuth ethoxide trantalum ethoxide were used a s startring materials. SBT thin films were coated on Pt/Ti/ $SiO_2$/Si substrates by spin-coating. rapid thermal annealing (RTA) was used to promote crystallization. Thin films were annealed at $700^{\circ}C$ for 1 hr in an oxygen atmosphere. This temperature is about 10$0^{\circ}C$ lower than the usual annealing temperature for SBT thin films. Pt top-electrode was deposited by sputtering and thin films were post-annealed at $700^{\circ}C$ for 30 min. to enhance electrical properties. As the RTA temperature increased the higher 2 $P_{r}$ values were obtained. At RTA temperature being 78$0^{\circ}C$ remanent polarization of S $r_{0.9}$/B $i_{2.1}$/T $a_{2}$/ $O_{9}$ thin film was 7.73 $\mu$C/cm $_2$ and the leakage current density was 1.14$\times$10$^{-7}$ A/c $m^2$ at 3 V. As RTA temperature increased the breakdown voltage was decreased. It is considered that the low-field breadown is caused by the rough surface of SBT films and forming bismuth metal in SBT thin films.films.lms.

  • PDF

Rapid Thermal Annealing for Ag Layers on SiO2 Coated Metal Foils (이산화규소 증착된 스테인레스 기판위에 형성된 은 금속 박막의 급속 열처리에 대한 효과)

  • Kim, Kyoung-Bo
    • Journal of Convergence for Information Technology
    • /
    • v.10 no.8
    • /
    • pp.137-143
    • /
    • 2020
  • This study examined the effects of rapid thermal annealing (RTA) on the physical and chemical characteristics of thin silver (Ag) layers on SiO2 coated metal foils. Ag layers were annealed at various temperatures of the range between 150 ℃ and 550 ℃ for 20 min. The surface roughness and resistivity are increased at the annealing temperatures of 550 ℃. We also found that oxygen (O) and silicon (Si) atoms exist at the Ag film surface by using compositional analysis in the annealing temperatures of 550 ℃. The total reflectance is decreased with increasing temperature. These phenomena are due to an out-diffusion of Si atoms from SiO2 layers during the RTA annealing. The results offer the possibility of using it as a substrate for various flexible optoelectronic devices.

A study on the design of boron diffusion simulator applicable for shallow $p^+-n$ junction formation (박막 $p^+-n$ 접합 형성을 위한 보론 확산 시뮬레이터의 제작에 관한 연구)

  • Kim, Jae-Young;Kim, Bo-Ra;Hong, Shin-Nam
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2004.04b
    • /
    • pp.30-33
    • /
    • 2004
  • Shallow p+-n junctions were formed by low-energy ion implantation and dual-step annealing processes The dopant implantation was performed into the crystalline substrates using $BF_2$ ions. The annealing was performed with a rapid thermal processor and a furnace. FA+RTA annealing sequence exhibited better junction characteristics than RTA+FA thermal cycle from the viewpoint of junction depth. A new simulator is designed to model boron diffusion in silicon, which is especially useful for analyzing the annealing process subsequent to ion implantation. The model which is used in this simulator takes into account nonequilibrium diffusion, reactions of point defects, and defect-dopant pairs considering their charge states, and the dopant inactivation by introducing a boron clustering reaction. Using a resonable parameter values, the simulator covers not only the equilibrium diffusion conditions but also the nonequilibrium post-implantation diffusion. Using initial conditions and boundary conditions, coupled diffusion equation is solved successfully. The simulator reproduced experimental data successfully.

  • PDF

Microwave Annealing을 이용한 MOS Capacitor의 특성 개선

  • Jo, Gwang-Won;Jo, Won-Ju
    • Proceedings of the Korean Vacuum Society Conference
    • /
    • 2013.08a
    • /
    • pp.241.1-241.1
    • /
    • 2013
  • 최근 고집적화된 금속-산화막 반도체 metal oxide semiconductor (MOS) 소자는 크기가 점점 작아짐에 따라 얇은 산화막과 다양한 High-K 물질과 전극에 대하여 연구되고 있다. 이러한 소자의 열적 안정성과 균일성을 얻기 위해 다양한 열처리 방법이 사용되고 있으며, 일반적인 열처리 방법으로는 conventional thermal annealing (CTA)과 rapid thermal annealing (RTA)이 많이 이용되고 있다. 본 실험에서는 microwave radiation에 의한 열처리로 소자의 특성을 개선시킬 수 있다는 사실을 확인하였고, 상대적으로 $100^{\circ}C$ 이하의 저온에서도 공정이 이루어지기 때문에 열에 의한 소자 특성의 열화를 억제할 수 있으며, 또한 짧은 처리 시간 및 공정의 단순화로 비용을 효과적으로 절감할 수 있다. 본 실험에서는 metal-oxide-silicon (MOS) 구조의 capacitor를 제작한 다음, 기존의 CTA나 RTA 처리가 아닌 microwave radiation을 실시하여 MOS capacitor의 전기적인 특성에 미치는 microwave radiation 효과를 평가하였다. 본 실험은 p-type Si 기판에 wet oxidation으로 300 nm 성장된 SiO2 산화막 위에 titanium/aluminium (Ti/Al) 금속 전극을 E-beam evaporator로 형성하여 capacitance-voltage (C-V) 특성 및 current-voltage (I-V) 특성을 평가하였다. 그 결과, microwave 처리를 통해 flat band voltage와 hysteresis 등이 개선되는 것을 확인하였고, microwave radiation 파워와 처리 시간을 최적화하였다. 또한 일반적인 CTA 열처리 소자와 비교하여 유사한 전기적 특성을 확인하였다. 이와 같은 microwave radiation 처리는 매우 낮은 온도에서 공정이 이루어짐에도 불구하고 시료 내에서의 microwave 에너지의 흡수가 CTA나 RTA 공정에서의 열에너지 흡수보다 훨씬 효율적으로 이루어지며, 결과적으로 산화막과 실리콘 기판의 계면 특성 개선에 매우 효과적이라는 것을 나타낸다. 따라서, microwave radiation 처리는 향후 저온공정을 요구하는 nano-scale MOSFET의 제작 및 저온 공정이 필수적인 display 소자 제작의 해결책으로 기대한다.

  • PDF