• 한국전기전자재료학회:학술대회논문집
• /
• 한국전기전자재료학회 2001년도 하계학술대회 논문집
• /
• pp.70-73
• /
• 2001

MFIS(Metal-ferroelectric-insulator- semiconductor) structures using silicon oxynitride(SiON) buffer layers were fabricatied and demonstrated nonvolatile memory operations. Oxynitride(SiON) films have been formed on p-Si(100) by RTP(rapid thermal process) in O$_2$+N$_2$ ambient at 1100$^{\circ}C$. The gate leakage current density of Al/SiON/Si(100) capacitor was about the order of 10$\^$-8/ A/cm$^2$ at the range of ${\pm}$ 2.5 MV/cm. The C-V characteristics of Al/LiNbO$_3$/SiON/Si(100) capacitor showed a hysteresis loop due to the ferroelectric nature of the LiNbO$_3$ thin films. Typical dielectric constant value of LiNbO$_3$ film of MFIS device was about 24. The memory window width was about 1.2V at the electric field of ${\pm}$300 kV/cm ranges.

• 한국전기전자재료학회:학술대회논문집
• /
• 한국전기전자재료학회 2006년도 추계학술대회 논문집 Vol.19
• /
• pp.192-193
• /
• 2006

A 16Mb ITIC FeRAM device was fabricated with BLT capacitors. The average value of the switchable 2 polarization obtained m the 32k-array (unit capacitor size: 068 ${mu}m^2$) capacitors was about 16 ${\mu}C/cm^2$ at 3V and the uniformity within an 8-inch wafer was about 2.8%. But a lot of cells were failed randomly during the measuring the bit-line signal of each cell. It was revealed that the Grain size and orientation of the BLT thin film were severely non-uniform. Therefore, the uniformity of the grain size and orientation was improved by changing the process conditions of post heat treatment. The temperature of nucleation step was the very effective on varying the microstructure of the BLT thin film. The optimized temperature of the nucleation step was $560^{\circ}C$.

• 한국반도체및디스플레이장비학회:학술대회논문집
• /
• 한국반도체및디스플레이장비학회 2006년도 추계학술대회 발표 논문집
• /
• pp.166-169
• /
• 2006

A promising capacitor, which has conformable step coverage and good uniformity of thickness and composition, is needed to manufacture high-density non-volatile FeRAM capacitors with a stacked cell structure. In this study, ferroelectric $Bi_{3.61}Nd_{0.39}Ti_3O_{12}$ (BNT) thin films were prepared on $Pt(111)/Ti/SiO_2/Si$ substrates by the liquid delivery system MOCVD method. In these experiments, $Bi(ph)_3$, $Nd(TMHD)_3$ and $Ti(O^iPr)_2(TMHD)_2$ were used as the precursors and were dissolved in n-butyl acetate. The BNT thin films were deposited at a substrate temperature and reactor pressure of approximately $600^{\circ}C$ and 4.8 Torr, respectively. The microstructure of the layered perovskite phase was observed by XRD and SEM. The remanent polarization value (2Pr) of the BNT thin film was $31.67\;{\mu}C/cm^2$ at an applied voltage of 5 V.

• 한국전기전자재료학회:학술대회논문집
• /
• 한국전기전자재료학회 2008년도 추계학술대회 논문집 Vol.21
• /
• pp.115-116
• /
• 2008

The ferroelectric vinylidene fluoride-trifluoroethylene ($VF_2$-TrFE) and $Al_2O_3$ passivation layer for the Metal/Insulator/Ferroelectric/Semiconductor (MIFS) structure were deposited using spin coating and remote plasma atomic layer deposition (RPALD), respectively. A 2.5 ~ 3 wt % diluted solution of purified vinylidene fluoride-trifluoroethylene ($VF_2$: TrFE=70:30) in a DMF solution were prepared and deposited on silicon wafer at a optimized spin speed. After annealing in a vacuum ambient at 150 ~ $200^{\circ}C$ for 60 min, upper insulator layer were deposited at temperature ranging from 100 ~ $150^{\circ}C$ by RPALD. We described electrical and structural properties of MIFS fabricated by spin coating and RPALD methods.

• 한국진공학회:학술대회논문집
• /
• 한국진공학회 2012년도 제42회 동계 정기 학술대회 초록집
• /
• pp.415-415
• /
• 2012

ZnO nanostructures were synthesized by a vapor phase transport process in a single-zone furnace within a horizontal quartz tube with an inner diameter of 38 mm and a length of 485 mm. The ZnO nanostructures were grown on Au-catalyzed Si(100) substrates by using a mixture of zinc oxide and graphite powders. The growth of ZnO nanostructures was conducted at $800^{\circ}C$ for 30 min. High-purity Ar and $O_2$ gases were pushed through the quartz tube during the process at a flow rate of 100 and 10 sccm, respectively. The sequence of ON/OFF cycles of the Ar gas flow was repeated, while the $O_2$ flow is kept constant during the growth time. The Ar gas flow was ON for 1 min/cycle and that was OFF for 2 min/cycle. The structure and optical properties of the ZnO nanostructures were investigated by field-emission scanning electron microscope, X-ray diffraction, temperature-dependent photoluminescence. The preferred orientation of the ZnO nanostructures was along c-axis with hexagonal wurtzite structure.

• 한국진공학회:학술대회논문집
• /
• 한국진공학회 2011년도 제41회 하계 정기 학술대회 초록집
• /
• pp.250-250
• /
• 2011

Zinc oxide (ZnO) structures have great potential in many applications. Currently, the most commonly used method to grow ZnO nanostructres are the vapor transport method (VPT). The morphology of the ZnO structures largely related to the growth conditions, including growth temperature, distance between the substrate and source, and gas ambient. Previously ZnO nanosturecutres with high crystallinity were obtained at the growth temperature of 800$^{\circ}C$, in the argon and oxygen gas ambient. In this study, we report the properties of the ZnO nanostructures, which were synthesized on Au-catalyzed Si substrate by VPT, using a mixture of ZnO and graphite powders as source material under the different condition, including gas ratio of argon/oxygen and distance between substrate and source at the growth temperature of 800$^{\circ}C$. The structural and optical properties of the ZnO nanostructures were investigated by field-emission scanning electron microscopy (FE-SEM), X-ray diffraction (XRD), and photoluminescence (PL).

• 한국전기전자재료학회논문지
• /
• 제20권8호
• /
• pp.661-665
• /
• 2007

This paper presents the electrical properties of SiGe HBTs designed with bottom collector and single metal layer structure for RF power amplifier. Base layer was formed with graded-SiGe/Si structures and the collector place to the bottom of the device. Bottom collector and single metal layer structures could significantly simplify the fabrication process. We studied about the influence of SiGe base thickness, number of emitter fingers and temperature dependence $(<200^{\circ}C)$ on electrical properties. The feasible application in $1{\sim}2GHz$ frequency from measured data $BV_{CEO}{\sim}10V,\;f_T{\sim}14GHz,\;{\beta}{\simeq}110,\;NF{\sim}1dB$ using packaged SiGe HBTs. We will discuss the temperature dependent current flow through the e-b, b-c junctions to understand stability and performance of the device.

• 한국전기전자재료학회논문지
• /
• 제22권1호
• /
• pp.29-34
• /
• 2009

PLZT thin films were deposited on platinized silicon (Pt/$TiSiO_2$/Si) substrate by RF magnetron sputtering. A $TiO_2$ buffer layer was fabricated, prior to deposition of PLZT films. the layer was strongly affected the crystallographic orientation of the PLZT films. X-ray diffraction was performed on the films to study the crystallization of the films as various substrate temperatures (Ts). According to increasing Ts, preferred orientation of films was changed (110) plane to (111) plane. The ferroelectric, dielectric and electrical properties of the films were also investigated in detail as increased substrate temperatures. The PLZT films deposited at $400^{\circ}C$ showed good ferroelectric properties with the remnant polarization of $15.8{\mu}C/cm^2$ and leakage current of $5.4{\times}10^{-9}\;A/cm^2$.

• 한국전기전자재료학회:학술대회논문집
• /
• 한국전기전자재료학회 2000년도 하계학술대회 논문집
• /
• pp.47-50
• /
• 2000

This paper investigated structural and electrical properties of $Y_2$ $O_3$ as a buffer layer of single transistor FRAM (ferroelectric RAM). $Y_2$ $O_3$ buffer layers were deposited at a low substrate temperature below 40$0^{\circ}C$ and then RTA (rapid thermal anneal) treated. Investigated parameters are substrate temperature, $O_2$ partial pressure, post-annealing temperature, and suppression of interfacial $SiO_2$ layer generation. For a well-fabricated sample, we achieved that leakage current density ( $J_{leak}$) in the order of 10$^{-7}$ A/$\textrm{cm}^2$, breakdown electric field ( $E_{br}$ ) about 2 MV/cm for $Y_2$ $O_3$ film. Capacitance versus voltage analysis illustrated dielectric constants of 7.47. We successfully achieved an interface state density of $Y_2$ $O_3$/Si as low as 8.72x1010 c $m^{-2}$ e $V^{-1}$ . The low interface states were obtained from very low lattice mismatch less than 1.75%.

• 한국주조공학회지
• /
• 제29권3호
• /
• pp.144-149
• /
• 2009

In this study, we investigated optimum condition of cooling plate method to obtain semi-solid AM100A Mg alloy with fine and globular morphology. AM100A Mg alloy were hot extruded at $380^{\circ}C$ extrusion temperature under extrusion ratio of 25 : 1 and ram speed of 2.4 mm/sec. Vickers hardness test, optical microscopy, scanning electron microscopy, and image analyzer were performed to identify the optimum conditions of cooling plate method. Optimum conditions of cooling plate method to fabricate semi-solid AM100A Mg alloy with fine and globular microstructures were achieved at a pouring temperature of $602^{\circ}C$ and the angle of cooling plate of 60 degree.