• Title/Summary/Keyword: Power dissipation

Search Result 871, Processing Time 0.022 seconds

Field monitoring of splitting failure for surrounding rock masses and applications of energy dissipation model

  • Wang, Zhi-shen;Li, Yong;Zhu, Wei-shen;Xue, Yi-guo;Jiang, Bei;Sun, Yan-bo
    • Geomechanics and Engineering
    • /
    • v.12 no.4
    • /
    • pp.595-609
    • /
    • 2017
  • Due to high in-situ stress and brittleness of rock mass, the surrounding rock masses of underground caverns are prone to appear splitting failure. In this paper, a kind of loading-unloading variable elastic modulus model has been initially proposed and developed based on energy dissipation principle, and the stress state of elements has been determined by a splitting failure criterion. Then the underground caverns of Dagangshan hydropower station is analyzed using the above model. For comparing with the monitoring results, the entire process of rock splitting failure has been achieved through monitoring the splitting failure on side walls of large-scale caverns in Dagangshan via borehole TV, micro-meter and deformation resistivity instrument. It shows that the maximum depth of splitting area in the downstream sidewall of the main power house is approximately 14 m, which is close to the numerical results, about 12.5 m based on the energy dissipation model. As monitoring result, the calculation indicates that the key point displacement of caverns decreases firstly with the distance from main powerhouse downstream side wall rising, and then increases, because this area gets close to the side wall of main transformer house and another smaller splitting zone formed here. Therefore it is concluded that the energy dissipation model can preferably present deformation and fracture zones in engineering, and be very useful for similar projects.

Design of Optimal Thermal Structure for DUT Shell using Fluid Analysis (유동해석을 활용한 DUT Shell의 최적 방열구조 설계)

  • Jeong-Gu Lee;Byung-jin Jin;Yong-Hyeon Kim;Young-Chul Bae
    • The Journal of the Korea institute of electronic communication sciences
    • /
    • v.18 no.4
    • /
    • pp.641-648
    • /
    • 2023
  • Recently, the rapid growth of artificial intelligence among the 4th industrial revolution has progressed based on the performance improvement of semiconductor, and circuit integration. According to transistors, which help operation of internal electronic devices and equipment that have been progressed to be more complicated and miniaturized, the control of heat generation and improvement of heat dissipation efficiency have emerged as new performance indicators. The DUT(Device Under Test) Shell is equipment which detects malfunction transistor by evaluating the durability of transistor through heat dissipation in a state where the power is cut off at an arbitrary heating point applying the rating current to inspect the transistor. Since the DUT shell can test more transistor at the same time according to the heat dissipation structure inside the equipment, the heat dissipation efficiency has a direct relationship with the malfunction transistor detection efficiency. Thus, in this paper, we propose various method for PCB configuration structure to optimize heat dissipation of DUT shell and we also propose various transformation and thermal analysis of optimal DUT shell using computational fluid dynamics.

Development of Optimized State Assignment Technique for Testing and Low Power (테스팅 및 저전력을 고려한 최적화된 상태할당 기술 개발)

  • Cho Sangwook;Yi Hyunbean;Park Sungju
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.41 no.1
    • /
    • pp.81-90
    • /
    • 2004
  • The state assignment for a finite state machine greatly affects the delay, area, power dissipation, and testabilities of the sequential circuits. In order to improve the testabilities and power consumption, a new state assignment technique . based on m-block partition is introduced in this paper. By the m-block partition algorithm, the dependencies among groups of state variables are minimized and switching activity is further reduced by assigning the codes of the states in the same group considering the state transition probability among the states. In the sequel the length and number of feedback cycles are reduced with minimal switching activity on state variables. It is inherently contradictory problem to optimize the testability and power consumption simultaneously, however our new state assignment technique is able to achieve high fault coverage with less number of scan nfp flops by reducing the number of feedback cycles while the power consumption is kept low upon the low switching activities among state variables. Experiment shows drastic improvement in testabilities and power dissipation for benchmark circuits.

A Low Power ROM using Charge Recycling and Charge Sharing (전하 재활용과 전하 공유를 이용한 저전력 롬)

  • 양병도;김이섭
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.40 no.7
    • /
    • pp.532-541
    • /
    • 2003
  • In a memory, most power is dissipated in high capacitive lines such as predecoder lines, word lines, and bit lines. To reduce the power dissipation in these high capacitive lines, this paper proposes three techniques using charge recycling and charge sharing. One is the charge recycling predecoder (CRPD). The second one is the charge recycling word line decoder (CRWD). The last one is the charge sharing bit line (CSBL) for a ROM. The CRPD and the CRWD recycle the previously used charge in predecoder lines and word lines. Theoretically, the power consumption in predecoder lines and word lines are reduced to a half. The CSBL reduces the swing voltage in the ROM bit lines to very small voltage using a charge sharing technique. the CSBL can significantly reduce the power dissipation in ROM bit lines. The CRPD, the CRWD, and the CSBL consume 82%, 72%, and 64% of the power of previous ROM designs respectively. A charge recycling and charge sharing ROM (CRCS-ROM) with the CRPD, the CRWD, and the CSBL is implemented. A CRCS-ROM with 8K16bits was fabricated in a 0.3${\mu}{\textrm}{m}$ CMOS process. The CRCS-ROM consumes 8.63㎽ at 100MHz with 3.3V. The chip core area is 0.1 $\textrm{mm}^2$.

Numerical Study on Pilot Ratio Effect of Shale-Gas in a Commercial Gas Turbine (상용급 가스터빈에서 셰일가스 파일럿비 영향에 관한 수치해석적 연구)

  • Seo, Dong Kyun;Joo, Yong-Jin;Park, Seik;Kim, Mi-yoeng;Shin, Jugon
    • KEPCO Journal on Electric Power and Energy
    • /
    • v.5 no.3
    • /
    • pp.189-195
    • /
    • 2019
  • In this work, the flow and combustion characteristics using a 3-D numerical simulation was evaluated for a shale gas fueled combustor in a commercial class gas turbine. The Standard k-e turbulence model, 2 step methane oxidation mechanism, Finite rate/Eddy dissipation reaction model, DTRM radiation model were employed and validated well at the baseline condition (Natural Gas, Pilot Ratio 0.2). Based on the validated models, the combustion characteristics of shale gas was evaluated for three pilot ratios cases. It was found that NOx concentrations for all shale gas cases were less than the that for city gas, which imply that, at the selected PRs, the condition for combustion stability is satisfied. In addition, for higher PR, whereas the average temperatures at the exit are the same, the NOx increases. It means that diffusion combustion portion increases due to the higher PR.

VLSI Implementation of Low-Power Motion Estimation Using Reduced Memory Accesses and Computations (메모리 호출과 연산횟수 감소기법을 이용한 저전력 움직임추정 VLSI 구현)

  • Moon, Ji-Kyung;Kim, Nam-Sub;Kim, Jin-Sang;Cho, Won-Kyung
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.32 no.5A
    • /
    • pp.503-509
    • /
    • 2007
  • Low-power motion estimation is required for video coding in portable information devices. In this paper, we propose a low-power motion estimation algorithm and 1-D systolic may VLSI architecture using full search block matching algorithm (FSBMA). Main power dissipation sources of FSBMA are complex computations and frequent memory accesses for data in the search area. In the proposed algorithm, memory accesses and computations are reduced by using 1D PE (processing array) array architecture performing motion estimation of two neighboring blocks in parallel and by skipping unnecessary computations during motion estimation. The VLSI implementation results of the algorithm show that the proposed VLSI architecture can save 9.3% power dissipation and can operate two times faster than an existing low-power motion estimator.

Measurement and Analysis of Power Dissipation of Value Speculation in Superscalar Processors (슈퍼스칼라 프로세서에서 값 예측을 이용한 모험적 실행의 전력소모 측정 및 분석)

  • 이상정;이명근;신화정
    • Journal of KIISE:Computer Systems and Theory
    • /
    • v.30 no.12
    • /
    • pp.724-735
    • /
    • 2003
  • In recent high-performance superscalar processors, the result value of an instruction is predicted to improve instruction-level parallelism by breaking data dependencies. Using those predicted values, instructions are speculatively executed and substantial performance can be gained. It, however, requires additional power consumption due to the frequent access and update of the value prediction table. In this paper, first, the trade-off between the performance improvement and the increased power consumption for value prediction is measured and analyzed. And, in order to reduce additional power consumption without performance loss, the technique of controlling speculative execution with confidence counter and predicting useful instructions is developed. Also, in order to prove the validity, a tool is developed that can simulate processor behavior at cycle-level and measure total energy consumption and power consumption per cycle.

A Frequency Selection Algorithm for Power Consumption Minimization of Processor in Mobile System (이동형 시스템에서 프로세서의 전력 소모 최소화를 위한 주파수 선택 알고리즘)

  • Kim, Jae Jin;Kang, Jin Gu;Hur, Hwa Ra;Yun, Choong Mo
    • Journal of Korea Society of Digital Industry and Information Management
    • /
    • v.4 no.1
    • /
    • pp.9-16
    • /
    • 2008
  • This paper presents a frequency selection algorithm for minimization power consumption of processor in Mobile System. The proposed algorithm has processor designed low power processor using clock gating method. Clock gating method has improved the power dissipation by control main clock through the bus which is embedded clock block applying the method of clock gating. Proposed method has compared power consumption considered the dynamic power for processor, selected frequency has considered energy gain and energy consumption for designed processor. Or reduced power consumption with decreased processor speed using slack time. This technique has improved the life time of the mobile systems by clock gating method, considered energy and using slack time. As an results, the proposed algorithm reduce average power saving up to 4% comparing to not apply processor in mobile system.

INSTALLATION PARAMETERS EFFECTING ON THE WIND PROOF OF A COASTAL FOREST (해안림의 방풍 효과에 영향을 미치는 설치 파라미터 분석)

  • Shin, J.H.;Chang, S.M.;Park, K.H.;Youn, H.J.
    • Journal of computational fluids engineering
    • /
    • v.20 no.2
    • /
    • pp.52-60
    • /
    • 2015
  • The objective of this research lies in the effect of installation parameters influencing on the wind proof performance of the coastal forest for damage prevention. The dissipation ratio of incident wind power is developed as an assessment index to make a lumped parameter study possible. From the real field data of East, West, and South Sea bounded on the Korean peninsula, single and double storied forests were modeled in three-dimensional shape with computer aided design, and so was done the artificial structures such as wind break, sand accumulating fence, and sand dune, etc With a commercial code ANSYS-CFX, the computational result from the comparison of dissipation ratio between single and double storied forest shows the effect of composition, and also the installation effect is investigated for artificial structures with optimal dimension of distance.

Chaotic Behavior on Rocking Vibration of Rigid Body Block Structure under Two-dimensional Sinusoidal Excitation (In the Case of No Sliding)

  • Jeong, Man-Yong;Lee, Hyun-;Kim, Ji-Hoon;Kim, Jeong-Ho;Yang, In-Young
    • Journal of Mechanical Science and Technology
    • /
    • v.17 no.9
    • /
    • pp.1249-1260
    • /
    • 2003
  • This present work focuses on the influence of nonlinearities associated with impact on the rocking behavior of a rigid body block subjected to a two-dimensional excitation in the horizontal and vertical directions. The nonlinearities in rocking system are found to be strongly dependent on the impact between the block and the base that abruptly reduces the kinetic energy. In this study, the rocking systems of the two types are considered : The first is an undamped rocking system model that disregards the energy dissipation during the impact and the second is a damped rocking system, which incorporates energy dissipation during the impact. The response analysis is carried out by a numerical method using a non-dimensional rocking equation in which the variations in the excitation levels are considered. Chaos responses are observed over a wide range of parameter values, and particularly in the case of large vertical displacements, the chaotic characteristics are observed in the time histories, Poincare sections, the power spectral density and the largest Lyapunov exponents of the rocking responses. Complex behavior characteristics of rocking responses are illustrated by the Poincare sections.