• Title/Summary/Keyword: Peaking Circuit

Search Result 30, Processing Time 0.026 seconds

Realization of 10/350 Peaking Circuit for appling crowbar switch (Crowbar 스위치용 10/350 피킹(peaking) 회로 구현)

  • Cho, Sung-Chul;Lee, Tae-Hyung;Eom, Ju-Hong;Yoo, Yang-Woo
    • Proceedings of the Korean Institute of IIIuminating and Electrical Installation Engineers Conference
    • /
    • 2009.10a
    • /
    • pp.327-329
    • /
    • 2009
  • A first short stoke current which has a 10/350 ${\mu}s$ waveform is able to be generated by using the crowbar switch in R-L-C circuit. In this paper, a peaking circuit has been applied to make crowbar switch. Operate effective for generating 10/350 ${\mu}s$ waveform. According to simulation with PSpice, we have found that some value of inductance were more effective to trigger a crowbar switch. As a result of experimental test using crowbar switch with peaking circuit, the success rate of triggering crowbar switch is higher than the normal crowbar switch without peaking circuit.

  • PDF

High-speed CMOS Frequency Divider with Inductive Peaking Technique

  • Park, Jung-Woong;Ahn, Se-Hyuk;Jeong, Hye-Im;Kim, Nam-Soo
    • Transactions on Electrical and Electronic Materials
    • /
    • v.15 no.6
    • /
    • pp.309-314
    • /
    • 2014
  • This work proposes an integrated high frequency divider with an inductive peaking technique implemented in a current mode logic (CML) frequency divider. The proposed divider is composed with a master-slave flip-flop, and the master-slave flip-flop acts as a latch and read circuits which have the differential pair and cross-coupled n-MOSFETs. The cascode bias is applied in an inductive peaking circuit as a current source and the cascode bias is used for its high current driving capability and stable frequency response. The proposed divider is designed with $0.18-{\mu}m$ CMOS process, and the simulation used to evaluate the divider is performed with phase-locked loop (PLL) circuit as a feedback circuit. A divide-by-two operation is properly performed at a high frequency of 20 GHz. In the output frequency spectrum of the PLL, a peak frequency of 2 GHz is obtained witha divide-by-eight circuit at an input frequency of 250 MHz. The reference spur is obtained at -64 dBc and the power consumption is 13 mW.

A Transconductance Driven-Right-Leg Circuit with Improved Guarding Circuit (개선된 가딩(Guarding) 회로를 사용한 트랜스콘덕턴스 DRL 회로)

  • Hwang, In-Duk
    • The Transactions of The Korean Institute of Electrical Engineers
    • /
    • v.58 no.8
    • /
    • pp.1644-1650
    • /
    • 2009
  • An improved guarding circuit is applied to a transconductance driven-right-leg circuit to decrease common-mode current at measurement electrodes due to power-line interference. After showing conventional guarding circuit is instable due to gain-peaking when used with a transconductance DRL circuit, the effect of the proposed guarding circuit modified to suppress the gain-peaking by inserting a series resistor between shields and a shield driver was analyzed. It is shown that, besides stability, the proposed guarding circuit provides two other advantages: 1) The gain of the shield driver can be set to be unit nominally. 2) The loop gain of the transconductance DRL loop can be increased due to pole-zero canceling. The proposed circuit was implemented and the advantages were confirmed.

SIP based Tunable BPF for UHF TV Tuner Applications (UHF대역 TV 튜너에 적용을 위한 가변형 대역통과필터)

  • Lee, Tae-C.;Park, Jae-Y.
    • The Transactions of The Korean Institute of Electrical Engineers
    • /
    • v.57 no.11
    • /
    • pp.2127-2130
    • /
    • 2008
  • In this paper, a tunable bandpass filter with mutual inductive coupling circuits is newly designed and demonstrated for UHF TV tuner ranged from Ch.14(473MHz) to Ch.69(803MHz) applications. Conventional HF tuning circuit with an electromagnetic bandpass filter has several problems such as large size, high volume and high cost, since the electromagnetic filter is comprised of several passive components and air core inductors to be assembled and controlled manually. To address these obstacles, peaking chip inductor was newly applied for constructing the mutual inductive coupling circuit. The proposed circuit was newly and optimally designed, since the chip inductor showed lower components Q-value than the air core inductor. A varactor diode has been also used to fabricate the proposed tunable bandpass filter for RF tuning circuit. The fabricated tunable filter exhibited low insertion loss of approximately -3dB, high return loss of below -10dB, and large tuning bandwidth of 330MHz.

A Stability-Secured Loop Bandwidth Controllable Frequency Synthesizer for Multi-Band Mobile DTV Tuners

  • Kim, Kyeong-Woo;Akram, Muhammad Abrar;Hwang, In-Chul
    • IEIE Transactions on Smart Processing and Computing
    • /
    • v.4 no.3
    • /
    • pp.141-144
    • /
    • 2015
  • A broadband radio frequency synthesizer for multi-band, multi-standard mobile DTV tuners is proposed, it's loop bandwidth can be calibrated to optimize integrated phase noise performance without the problem of phase noise peaking. For this purpose, we proposed a new third-order scalable loop filter and a scalable charge pump circuit to minimize the variation in phase margin during calibration. The prototype phase-lock loop is fabricated in 180nm complementary metal-oxide semiconductor shows that it effectively prevents phase noise peaking from growing while the loop bandwidth increases by up to three times.

Improved negative capacitance circuit stable with a low gain margin (이득 여유가 작아도 안정한 개선된 네가티브 커패시턴스 회로)

  • 김영필;황인덕
    • Journal of the Institute of Electronics Engineers of Korea SC
    • /
    • v.40 no.6
    • /
    • pp.68-77
    • /
    • 2003
  • An improved negative capacitance circuit that cancels out input impedance of a front-end in a bioimpedance measurement and operates stably with a low gain margin has been proposed. Since the proposed circuit comprises wide-band operational amplifiers, selecting operational amplifiers is easy, while an operational amplifier of prefer bandwidth should be chosen to apply conventional circuit. Also, since gain margin can be controlled by a feedback resistor connected serially with a feedback capacitor, gain margin is tuneable with a potentiometer. The input impedance of the proposed circuit is two times larger than that of the conventional circuit and 40-times than that without a negative capacitance circuit. Furthermore, closed-loop phase response of the proposed circuit is better than that of the conventional circuit or without a negative capacitance circuit. Above all, for the proposed circuit, the frequency at which a gain peaking occurs is higher than the frequency at which the loop gain becomes a maximum. Thus, the proposed circuit is not affected by a gain peaking and can be operated with a very low gain margin.

CMOS Gigahertz Low Power Optical Preamplier Design (CMOS 저잡음 기가비트급 광전단 증폭기 설계)

  • Whang, Yong-Hee;Kang, Jin-Koo
    • Journal of IKEEE
    • /
    • v.7 no.1 s.12
    • /
    • pp.72-79
    • /
    • 2003
  • Classical designs of optical transimpedance preamplifier for p-i-n photodiode receiver circuits generally employ common source transimpedance input stages. In this paper, we explore the design of a class of current-mode optical transimpedance preamplifier based upon common gate input stages. A feature of current-mode optical transimpedance preamplifier is high gain and high bandwidth. The bandwidth of the transimpedance preamplifier can also be increased by the capacitive peaking technique. In this paper we included the development and application of a circuit analysis technique based on the minimum noise. We develop a general formulation of the technique, illustrate its use on a number of circuit examples, and apply it to the design and optimization of the low-noise transimpedance amplifier. Using the noise minimization method and the capacitive peaking technique we designed a transimpedance preamplifier with low noise, high-speed current-mode transimpedance preamplifier with a 1.57GHz bandwidth, and a 2.34K transimpedance gain, a 470nA input noise current. The proposed preamplifier consumes 16.84mW from a 3.3V power supply.

  • PDF

Development of Lightning Current Generator and Technology for Generating the First Short Stroke Lightning Current Using a Crowbar Device (Crowbar 장치를 이용한 최초 단시간뇌격전류 발생기술 및 뇌격전류발생기 개발)

  • Eom, Ju-Hong;Lee, Tae-Hyung;Kwon, Ki-Ryang;Cho, Sung-Chul
    • Journal of the Korean Institute of Illuminating and Electrical Installation Engineers
    • /
    • v.25 no.1
    • /
    • pp.93-100
    • /
    • 2011
  • This paper presents a technical study for the first short stroke lightning current generator using a crowbar device. The so-called crowbar-technology is most common to make 10/350[${\mu}s$] impulse currents with high amplitude, and the lightning current generator with crowbar device has an economic advantage than the nominal RLC current generator. But both the operating efficiency and the operating reliability of crowbar spark gap are very important to design the current generator. So, the peaking circuit which consists of small capacitors and a spark gap is applied. And the multi-step coil for controlling the circuit constant at the different test conditions is used. The presented test facility is designed to perform impulse tests with amplitudes up to 50[kA] of 10/350[${\mu}s$].

Design of a Reliable Broadband I/O Employing T-coil

  • Kim, Seok;Kim, Shin-Ae;Jung, Goeun;Kwon, Kee-Won;Chun, Jung-Hoon
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.9 no.4
    • /
    • pp.198-204
    • /
    • 2009
  • Inductive peaking using T-coils has been widely used in broadband I/O interfaces. In this paper, we analyze technical effects and limitations of the T-coil, and discuss several methods that can overcome these restrictions and improve the practicality of the T-coil. In particular we also propose and verify a circuit topology which can further extend bandwidth beyond the limit that conventional T-coil can achieve, and transfer 20 Gb/s data without noticeable distortion.

Design, Linear and Efficient Analysis of Doherty Power Amplifier for IMT-2000 Base Station (IMT-2000 기지국용 도허티 전력증폭기의 설계 및 선형성과 효율 분석)

  • Kim Seon-Keun;Kim Ki-Moon
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.9 no.2
    • /
    • pp.262-267
    • /
    • 2005
  • During several method of improvement efficient, We analyzed Doherty Amplifier That used by simple circuit and 180w PEP LDMOS to analyze improvement of efficient and linearity. We for testing performance of Doherty Amplifier compared with Balanced Class AB, the experimental results show when Peaking Amp $V_gs.P$=1.53V, the efficiency is increased at Maximum 11.6$\%$. After finding optimum bias point of linearity improvement by manual tuning gate bias, when WCDMA 4FA $V_gs.P$=3.68V IMSR could be increased maximum 3.34dB. especially, when we match bias point of Peaking amp at 1.53V, we could get a excellent efficiency increase and have fUR under -3203c at output power 43dBm.