• 대한전기학회:학술대회논문집
• /
• 대한전기학회 1999년도 하계학술대회 논문집 F
• /
• pp.2682-2684
• /
• 1999

This paper presents design and stability analysis of the constant frequency Flyback type converter using average current-mode control. The average current-mode control has been recently reported, and superior characteristics over a peak current-mode control such as a good tracking performance of an average current, no slope compensation and noise immunity. By the improvement of PM(Phase Margin) obt from applying the compensator in the current loop, the stability of designed flyback convert more improved. The validity of designed convert confirmed by simulation and experimental result

• 대한전자공학회논문지SD
• /
• 제41권4호
• /
• pp.67-74
• /
• 2004

기존의 버스트 모드 자동전력제어 회로는 데이터 율이 증가함에 따라 마크밀도 변화 영향을 심하게 받아 에러를 야기하였다. 이 문제를 해결하기 위해 높은 데이터 율에서도 마크밀도의 영향을 배제시킬 수 있는 새로운 구조의 첨두 비교기를 고안하고 이를 자동전력제어 회로에 적용하여 마크밀도 변화에 강한 버스트 모드 자동전력제어 회로를 제안하였다. 제안한 자동전력제어 회로 내의 첨두 비교기는 높은 데이터 율에서 뿐만 아니라 광범위한 기준전류 및 차 전류 변화에서도 미소한 마크밀도 변화 영향만을 보여 마크밀도 변화에 매우 강한 특성을 확인 할 수 있었다.

• 전력전자학회:학술대회논문집
• /
• 전력전자학회 2005년도 전력전자학술대회 논문집
• /
• pp.257-260
• /
• 2005

Three different current-mode control schemes, peak current-mode control, charge control, and average current-mode control, are investigated for applications to asymmetrical half-bridge dc-to-dc converters. The principles, implementation, and performance of the three control schemes are compared in an attempt to identify the irrespective merits and limitations. Design examples for feedback compensations are given for the three control schemes. A 50 W experimental asymmetrical half-bridge dc-to-dc converter was used to experimentally verify the theoretical results of the paper.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 2004년도 하계학술대회 논문집 B
• /
• pp.1151-1153
• /
• 2004

In this paper, small-signal modeling and closed-loop performance of charge control employed to an asymmetrical half-bridge (ASHB) dc-to-dc converters are investigated. The charge control is selected as an alternative to the conventional voltage-mode control and peak current-mode (PCM) control, which have their respective limitations and problems when adapted to ASHB dc-to-dc converters. The current-loop dynamics of the charge control are presented in comparison with those of voltage-mode and PCM control. This paper demonstrates that the charge control offers better dynamic performance compared to voltage-mode control and superior noise characteristics compared to PCM control. The potential problem of charge control are also addressed.

• 전력전자학회:학술대회논문집
• /
• 전력전자학회 2003년도 춘계전력전자학술대회 논문집(1)
• /
• pp.337-340
• /
• 2003

This paper presented practical details about control-loop design and dynamic analysis for a peak current-mode controlled asymmetrical half-bridge(ASHB) do-to-dc converter, Graphical loop gain method is used to design the feedback compensation and analyze the closed-loop performance of ASHB converter. The results of the control design and closed-loop analysis are validated by experiments on a prototype converter.

• 조명전기설비학회논문지
• /
• 제22권12호
• /
• pp.157-163
• /
• 2008

다상 교호 컨버터에서 인덕턴스가 불일치 할 때 첨두전류 제어기를 사용하는 경우에 각 상의 평균 전류는 동일하지 않다. 본 논문에서는 각 상의 인덕턴스가 불일치한 경우에 첨두전류 모드에서 평균전류가 동일해지는 전류분배 제어기를 제안한다 제어기는 과도상태에서도 전류의 평형이 잘 이루어질 수 있도록 설계한다. 제안된 방법을 2상과 4상 교호 승압컨버터에 적용시켰으며, 실험 결과를 통해 인덕턴스가 불일치한 경우에도 첨두전류 모드에서 전류평형이 잘 이루어짐을 보인다.

• Journal of Power Electronics
• /
• 제17권2호
• /
• pp.315-322
• /
• 2017

LED is a promising new generation of green lighting with the advantages of high efficiency, good optical performance, long lifetime and environmental friendliness. A pulsating current can be used to drive LEDs. However, current with a high peak-to-average ratio is unfavorable for LEDs. A novel control scheme for the ac-dc critical conduction mode (CRM) flyback LED driver is proposed in this paper. By using the input voltage, output voltage and average output current to control the turn-on time of the switch, the peak-to-average ratio of the output current can be reduced. The operation principle is analyzed and an implementation circuit is put forward. Experimental results show the effectiveness of the proposed scheme.

• 전력전자학회논문지
• /
• 제24권3호
• /
• pp.207-214
• /
• 2019

In this study, discrete-time domain analysis is proposed to investigate the input current of a buck AC/DC light-emitting diode (LED) driver. The buck power factor correction converter can operate in both discontinuous conduction mode (DCM) and continuous conduction mode (CCM). Two discontinuous and two continuous conduction operating modes are possible depending on which event terminates the conduction of the main switch in a switching cycle. All four operating modes are considered in the discrete-time domain analysis. The peak current-mode control with slope compensation is used to design a low-cost AC/DC LED driver. A slope compensation design of the buck AC/DC LED driver is described on the basis of a discrete-time domain analysis. Experimental results are presented to confirm the usefulness of the proposed analysis.

• 전기학회논문지
• /
• 제65권4호
• /
• pp.586-592
• /
• 2016

The current control of Continuous Conduction Mode(CCM) can be implemented by several methods: peak current control; average current control; and hysteresis control. Among these methods, the hysteresis current control is popularly applied in various converter applications because of its simplicity of implementation, fast current control response and inherent peak current limiting capability. However, a current controller with conventional hysteresis band which multiplies the current reference has the disadvantage that the modulation frequency varies in one cycle of the input voltage and, as a result, generates high switching frequency in the low input voltage section. Also it is complicated to design the input filter due to varying switching frequency. This paper proposed an optimum hysteresis-band current control method where the band is generated by using both multiplication method and sum method to maintain the modulation frequency to be nearly constant. This approach can solve the high switching frequency in the low input voltage section, and achieve easy design of input filter. The performance of the proposed converter is verified with the simulation and the experimental works.

• 대한전자공학회논문지SD
• /
• 제43권11호
• /
• pp.98-104
• /
• 2006

기존의 버스트 모드 자동전력제어 회로는 저 전력과 단일 칩화에 적합한 효율적인 구조인 반면에 데이터 율(data rate)이 높아짐에 따라 영의 밀도(zero density) 영향을 심하게 받아 에러를 야기하였다. 본 논문에서는 더블 게이트 MOS와 MOS다이오드를 이용하여 주입전류의 불균형을 보상하는 할 수 있는 새로운 구조의 첨두 비교기를 고안하고 이를 자동전력제어 회로에 적용하여 높은 데이터 율에서도 영의 밀도 변화에 강한 버스트 모드 자동전력제어 회로를 제안하였다. 제안한 자동전력제어 회로 내의 첨두 비교기는 높은 데이터 율에서 영의 밀도 변화에도 불구하고 정확한 전류비교 기준점을 견지하며 에러 없이 정상동작 하였다. 또한 제안한 첨두 비교기는 저전력 구조이고 대용량의 커패시터가 사용되지 않아 단일 칩화에도 적합하였다.