• Journal of the Korean Solar Energy Society
• /
• v.39 no.1
• /
• pp.59-66
• /
• 2019

BIPV or BAPV installation applied to building is increasing through public utility mandates enterprise. Solar PV energy generates only during the day, but if it is operated in convergence with ESS, which stores electrical energy, it can restrain the fossil energy used in buildings throughout the day. A solution is to converge with PV system and ESS. However, PV systems and ESS connected to the power grid in parallel can cause problems of electrical stability. A study was conducted on the case of failure to detect islanding operation under the parallel operation of PV generation and ESS that are connected in parallel to power grid. Experiments conducted various non-islanding detections under the operating conditions. In the experiment results, when one PCS - PV inverter or ESS inverter - was operating under the islanding condition, it stopped working within 0.5 seconds of the Korean grid standard. However, when both of PV inverter and ESS inverter were operating at the same time under the islanding situation, the anti-islanding algorithm did not operate normally and both inverters continuously supplied power to the connected RLC loads. islanding detection Algorithm developed by each inverter manufacturer has caused this phenomenon. Therefore, this paper presented a new test standard for islanding detection.

• Journal of Electrical Engineering and Technology
• /
• v.9 no.6
• /
• pp.2224-2236
• /
• 2014

The performance of an isolated high voltage full bridge converter is improved using a voltage doubler. In a conventional high voltage full bridge converter, the diode of the transformer secondary voltage undergoes a voltage spike due to the leakage inductance of the transformer and the resonance occurring with the parasitic capacitance of the diode. In addition, in the phase shift control, conduction loss largely increases from the freewheeling mode because of the circulating current. The efficiency of the converter is thus reduced. However, in the proposed converter, the high voltage dual converter consists of a voltage doubler because the circulating current of the converter is reduced to increase efficiency. On the other hand, in the proposed converter, an input current is distributed when using parallel input / serial output and the output voltage can be doubled. However, the voltages in the 2 serial DC links might be unbalanced due to line impedance, passive and active components impedance, and sensor error. Considering these problems, DC injection is performed due to the complementary operations of half bridge inverters as well as the disadvantage of the unbalance in the DC link. Therefore, the serial output of the converter needs to control the balance of the algorithm. In this paper, the performance of the conventional converter is improved and a balance control algorithm is proposed for the proposed converter. Also, the system of the 1.5[kW] PCS is verified through an experiment examining the operation and stability.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.18 no.2
• /
• pp.131-137
• /
• 2013

In this paper, the phase-shift full-bridge DC/DC converter with fixed-phase operation inverter is proposed. The proposed circuit consists of two full-bridge inverters which are connected in parallel. While one full-bridge inverter operates as the fixed-phase, it regulates the output voltage by adjusting the phase of the other inverter. During the normal operation period, the proposed circuit makes the less amount of conduction loss of the primary switches and secondary synchronous rectifiers, as well as the less amount of the current ripple of the output inductor, than the conventional phase-shift full-bridge DC/DC converter does. Also, it achieves high efficiency by reducing the snubber loss of the secondary synchronous rectifier. To sum up, the present inquiry analyzes the theoretical characteristics of the proposed circuit, and shows the experimental results from a prototype for 450W power supply.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.38 no.7
• /
• pp.493-502
• /
• 2001

This paper propose a new built-in current sensor(BICS) for current testing that has some advantages compared with conventional logic testing. The designed BICS detects the fault in circuit under test (CUT) and makes a Pass/Fail signal by comparison between CUT current and duplicated inverter current. The proposed circuit consists of a differential amplifier, a comparator and a inverter. It requires 10 MOSFETs and 3 inverters. Since the designed BICS do not require the extra clock, the added extra pin is only one output pin. The mode selection is not used in this circuit. Therefore we can apply the circuit to on-line testing. The validity and effectiveness are verified through the HSPICE simulation of circuits with defects. When CUT is a 8$\times$8 parallel multiplier, area overhead of the BICS is about 4.34%.