• 한국정보전자통신기술학회논문지
• /
• 제4권3호
• /
• pp.209-216
• /
• 2011

최근 시스템 온 칩 내 메모리의 고속 동작을 위해 TCM (Tightly Coupled Memory)를 내장한 설계가 크게 증가하고 있다. 본 논문에서는 시스템 온칩 내 eDRAM을 사용한 TCM 메모리를 위한 새로운 병열 메모리 테스트 구조를 제안한다. 제안하는 기법에서 피테스트 메모리가 테스트 모드에서 병렬 구조로 바뀌고 바운더리 스캔 체인과 함께 내장 메모리의 테스트용이도가 크게 향상된다. 병렬테스트 방식의 메모리는 각 메모리 요소들이 특정한 기능을 수행하도록 구조화되어 있으므로 모듈들로 분할하여 테스트 할 수 있으며 입출력 데이터를 기반으로 동적 테스트 평가 가능하다. 시뮬레이션을 통하여 제안한 기법의 타당성을 검증하였다.

• 한국군사과학기술학회지
• /
• 제13권5호
• /
• pp.734-738
• /
• 2010

Object Generator is a software to provide simulation object data(aircraft, ship, submarine, missile, torpedo) for sumulators in LBTS(Land Based Test System). but there is a burden to the system, because Object generator needs to send many object's data, display objects in a tactical screen, show object's information in a list in 1 second. This paper suggests a parallel software structure taking a few factors(deadlock, dependency) into consideration. At last, the paper shows the performance of the parallel structure's software compared with the former structure's software.

• Journal of the Korean Wood Science and Technology
• /
• 제49권6호
• /
• pp.541-549
• /
• 2021

This paper reports a method to evaluate the residual strength of insect-damaged radiata pine lumber, such as the screw withdrawal strength as a semi-destructive method and a compression parallel to the grain test to assess the density changes after exposure to outdoor conditions. The screw withdrawal strength test was used as a semi-destructive method to estimate the residual density of decayed lumber. A compression parallel to the grain test was applied to evaluate the residual density. Three variables, such as the screw withdrawal strength, compression parallel to the grain, and residual density, were analyzed statistically to evaluate their relationships. The relationship between the residual density and screw withdrawal strength showed a good correlation, in which the screw withdrawal strength decreased with decreasing density. The other relationship between the residual density and compression parallel to the grain was also positively correlated; the compression parallel to the grain strength decreased with decreasing density. Finally, the correlation between the three variables was statistically significant, and the mutual correlation coefficients showed a strong correlation between the three variables. Hence, these variables are closely correlated. The test results showed that the screw withdrawal strength could be used as a semi-destructive method for an in situ estimation of an existing wood structure. Moreover, the method might approximate the residual density and compression parallel to the grain if supplemented with additional data.

• 반도체디스플레이기술학회지
• /
• 제18권3호
• /
• pp.42-46
• /
• 2019

In this paper, we introduce the novel idea to improve parallel test efficiency of semiconductor test. The idea includes the test interface card consisting of NoC structure able to transmitting test data regardless of ATE speed. We called the scheme "Multi-Clock" mode. In the proposed mode, because NoC can spread over the test data in various rates, many semiconductors are tested in the same time. We confirm the proposed idea will be promising through a FPGA board test and it is important to find a saturation point of the Multi-Clock mode due to the number of test chips and ATE channels.

• 대한산업공학회지
• /
• 제26권3호
• /
• pp.249-256
• /
• 2000

Bond immunization model is used to minimize interest rate risk for investing in fixed-income market, the model equalizes asset and liability values using the duration which is the sensitivity of portfolio value with respect to the interest rate. However this model might generate an error in practice because the model is based on unreal hypothesis, so called "Parallel Shift Term Structure". In this paper, we use the neural network approach to overcome the parallel shift term structure and try to employ this term structure function to the traditional immunization model. Finally, we present some computational test results that show the superiority of the partial immunization model to the traditional methods.

• Nuclear Engineering and Technology
• /
• 제46권5호
• /
• pp.655-666
• /
• 2014

The CUPID code has been developed at KAERI for a transient, three-dimensional analysis of a two-phase flow in light water nuclear reactor components. It can provide both a component-scale and a CFD-scale simulation by using a porous media or an open media model for a two-phase flow. In this paper, recent advances in the CUPID code are presented in three sections. First, the domain decomposition parallel method implemented in the CUPID code is described with the parallel efficiency test for multiple processors. Then, the coupling of CUPID-MARS via heat structure is introduced, where CUPID has been coupled with a system-scale thermal-hydraulics code, MARS, through the heat structure. The coupled code has been applied to a multi-scale thermal-hydraulic analysis of a pool mixing test. Finally, CUPID-SG is developed for analyzing two-phase flows in PWR steam generators. Physical models and validation results of CUPID-SG are discussed.

• International Journal of Naval Architecture and Ocean Engineering
• /
• 제13권1호
• /
• pp.136-146
• /
• 2021

This paper aims to numerically estimate the dynamic ice load on a conical structure. The Discrete Element Method (DEM) is employed to model the level ice as the assembly of numerous spherical particles. To mimic the realistic fracture mechanism of ice, the parallel bonding method is introduced. Cases with four different ice drifting velocities are considered in time domain. For validation, the statistics of time-varying ice forces and their frequencies obtained by numerical simulations are extensively compared against the physical model-test results. Ice properties are directly adopted from the targeted experimental test set up. The additional parameters for DEM simulations are systematically determined by a numerical three-point bending test. The findings reveal that the numerical simulation estimates the dynamic ice force in a reasonably acceptable range and its results agree well with experimental data.

• 문화기술의 융합
• /
• 제6권2호
• /
• pp.467-472
• /
• 2020

일반적인 보통 등급의 지반(ground) 상 구조물의 안정성 확보를 위한 설계입력정수(input-parameters) 도출방법들은 보편적으로 잘 알려져 있다. 연구지역과 같은 습곡된(folded) 변성암(metamorphic rocks) 지반은 엽리가(foliation) 촘촘히 발달해 있고, 엽리에 평행한 소규모 단층들(faults)이 분포하고 있어 설계입력정수 도출을 위한 특별한 조사방법 및 시험, 등이 요구된다. 수 mm 간격의 엽리가 발달한 변성암 지반은 엽리면 직접전단강도시험(direct shear test), 엽리의 배향(strike/dip)과 맵핑(mapping), 엽리의 지하 연속성 파악을 위한 시추조사, 변성암반의 암반분류(rock mass rating), 등이 필요하다. 특정 엽리면을 따라 발달한 소규모의 엽리평행단층(foliation-parallel faults)이 다수 발달한 지반은 선구조선 분석, 단층 추적을 위한 지표지질맵핑, 단층면 직접전단강도시험, 등이 필수적이다. 습곡지반은 지질구조구(structural domain) 분석, 불연속면의 평사투영(stereonet)해석, 습곡축을 따른 전기비저항탐사, 등의 추가조사로 설계입력정수 도출이 합리적이다.

• 대한전기학회논문지:시스템및제어부문D
• /
• 제53권11호
• /
• pp.768-775
• /
• 2004

The SSA technique in the digital circuit test is required to be repeated the input pattern stream to n bits output nodes n times in case of using a multiplexor. Because the method adopting a parallel/serial bit convertor to remove this inefficiency has disadvantage of requiring the test time n times for a pattern, the test strategy is required, which can enhance the test productivity by reducing the test time based on simplified fault detection mechanism. Accordingly, this paper proposes a test strategy which enhances the test productivity and efficiency by appling PAS (Parallel Signature Analysis) technique to those after analyzing the structure and characteristics of the digital devices including TTL and CMOS family ICs as well as ROM and RAM. The PSA technique identifies the faults by comparing the reminder from good device with reminder from the tested device. At this time, the reminder is obtained by enforcing the data stream obtained from output pins of the tested device on the LFSR(Linear Feedback Shift Resister) representing the characteristic equation. Also, the method to obtain the optimal signature analyzer is explained by furnishing the short bit input streams to the long bit input streams to the LFSR having 8, 12, 16, 20bit input/output pins and by analyzing the occurring probability of error which is impossible to detect. Finally, the effectiveness of the proposed test strategy is verified by simulating the stuck at 1 errors or stuck at 0 errors for several devices on typical 8051 digital board.

• 대한전기학회논문지:전기기기및에너지변환시스템부문B
• /
• 제53권12호
• /
• pp.725-731
• /
• 2004

In this study, the three type hybrid interrupters according to the arrangement of the thermal expansion chamber and the puffer cylinder(they are called 'serial type', 'parallel/exchanged type', and 'parallel/separated type' respectively in this work) were designed and manufactured. This paper presents the tested results of the thermal recovery characteristics on the interrupters using a simplified synthetic test facility. The 'serial type' hybrid interrupter which is to obtain more easily the pressure rise for the thermal recovery compared with the others has the best capability in the thermal recovery characteristics. In order to investigate the stress on the operating mechanism, the distortion of the stroke wave in on-load test was examined to the stroke curve in no-load test. The biggest distortion was occurred in the 'parallel/exchanged type' hybrid interrupter. Finally, the small interruption capability on the three type interrupters was estimated by a theoretical form and the 'parallel/separated type' hybrid interrupter has the advantage of the others in the view of structure.