• The Journal of Korean Institute of Electromagnetic Engineering and Science
• /
• v.14 no.8
• /
• pp.809-815
• /
• 2003

It is very important to get very high switching speed as well as low phase noise of frequency synthesizer in the OFDM/FH communication system. In this paper we compare the phase noises and switching speeds of the conventional PLL and digital hybrid PLL(DH-PLL) frequency synthesizer, also, we investigate the effect of phase noise on the performance of OFDM/FH communication system. DH-PLL has high switching speed property at the cost of circuit complexity and more power consumption. Unlike the conventional PLL in which the phase noise and switching speed have the trade off relationship in respect of loop filter bandwidth, DH-PLL frequency synthesizer can perform fast switching speed and low phase noise simultaneously. Under the condition of same hopping speed requirement, DH-PLL can achieve faster switching speed and lower SNR penalty compared with conventional PLL in the OFDM/FH communication system.

• 제어로봇시스템학회:학술대회논문집
• /
• 1997.10a
• /
• pp.640-643
• /
• 1997

This paper describes speed controller of a induction motor for electric vehicles using PLL and Fuzzy logic. The proposed system is combined precise speed control of PLL and robust, fast speed control of Fuzzy logic. The motor speed is adaptively incremented or decremented toward the PLL locking range by the Fuzzy logic using information of sampled speed errors and then is maintained accurately by PLL. The results of experiment show excellence of proposed system and that the proposed system is appropriates to control the speed of induction motor for electric vehicles.

• 전기의세계
• /
• v.30 no.12
• /
• pp.832-837
• /
• 1981

The study of PLL System to control the Speed of three phase induction motor is described. By solving some problems of conventional PLL system, the system has ability to be easily locked under any conditions. In order to study response velocity and stability of system, this paper presents different filter types and methods of determination of time constant.

• The Journal of Korean Institute of Electromagnetic Engineering and Science
• /
• v.11 no.5
• /
• pp.707-714
• /
• 2000

In this paper, using third-order system of the PLL we'll analyze the aspect of flicker noise appearing troubles in the low frequency band. Since it is difficult to analyze mathematically flicker noise in the third-order system of the PLL, introducing the concept of pseudo-damping factor using the optimized second-filter has made an ease of the access of the flicker-noise variance. we'll show a numerical formula of flicker variance in the third-order system of the PLL which is compared with that of 1/f noise variance in the second-order system of the PLL.

• Proceedings of the Korean Institute of Information and Commucation Sciences Conference
• /
• 1999.11a
• /
• pp.230-235
• /
• 1999

In this paper, Using third-order system of the PLL we analyze the aspect of flicker noise appearing troubles In the low frequency band. Since i. Is difficult to analyze mathematically flirter noise In the third-order system of the PLL, introducing the concept of pseudo-damping factor using the optimized second-filter makes an ease of the access of the flicker-noise variance. we'll show a numerical formula of flicker variance in the third-order system of the PLL which is compared with that of 1/f-noise variance in the second-order system of the PLL.

• Journal of the Institute of Electronics Engineers of Korea TE
• /
• v.37 no.5
• /
• pp.77-84
• /
• 2000

In this paper, we modelized the multipath fading to Nakagami-m distribution fading channel which can be applied to the extended mobile communication channel environment. We assumed that the phase difference with reference signal happened in the received signal and in the receiver PLL(Phase Locked Loop) is the phase error. To correct the error we propose new RAKE receiver using PLL. In addition, we analyze the performance of DS/SS(Direct Sequence/spread Spectrum) system according to the gain of PLL,$\gamma_n$, the number of RAKE receiver branch L and MIP(Multipath Intensity Profile)'s exponential decay $\delta$. As a result, when the proposed RAKE receiver L Is increased and the $\delta$ is decreased the performance of the system gets better. Futhermore when PLL gain was 30dB, phase is identified. That is when the PLL gain is 30dB, the performance equals with the perfect coherent system's. Therefore, we can correct the phase error by using the proposed RAKE receiver and we proved that the PLL's requested limit gain should be 30dB.

• Journal of Satellite, Information and Communications
• /
• v.5 no.1
• /
• pp.17-21
• /
• 2010

In this paper, we have introduced a new way to design low phase noise PLL which can apply to the Ultra wideband as meeting performance requirements based on structure improvement, circuit supplement, upgraded design method. Before development of the PLL, we simulated spectrum power, phase noise, harmonic characteristic by using ADS(Advanced Designed System). And, we compared result between measurement and simulation. Finally, we confirm a satisfying result which meet performance requirements between required standard and measured value. It will be useful for transceiver of service which operate in Ultra wideband.

• Journal of the Korean Institute of Telematics and Electronics C
• /
• v.34C no.11
• /
• pp.76-85
• /
• 1997

Charge-pump loop filter was designed using GaAs MESFET for GHz-range PLL system applications. Characteristics of charge-pump loop filter and stability of charge-pump PLL, system were analyzed. Performance specifications were defined and a charge-pump loop filter was designed that satisfies these specifications.

• 제어로봇시스템학회:학술대회논문집
• /
• 2001.10a
• /
• pp.85.1-85
• /
• 2001

A phase lock loop (PLL) circuit is a wellknown electronic circuit in communication engineering and other areas. In this paper, we present application of the PLL and fuzzy logic for DC motor control which are mixed well to be more effective for motor control. With this scheme, the control system can reach the set point rapidly, especially, it can eliminate noises. In addition, the PLL makes the system to have more stability; whereas, fuzzy logic controls helping PLL to be able to lock rapidly for a good response. The experiment result shows that the proposed control system works more efficacious. By performance comparison between the pure PLL control and the hybrid architecture of PLL with the fuzzy control, the result reveals the hybrid control ...

• The Transactions of the Korean Institute of Power Electronics
• /
• v.14 no.2
• /
• pp.134-141
• /
• 2009

The new method is proposed to improve the dynamics of the phase angle detector during abrupt voltage dip caused by a grid fault. Usually, LPF(low pass filter) is used in the feedback loop of SRF(Synchronous Reference Frame) - PLL (Phase Locked Loop) system because the measured grid voltage contains harmonic distortions and sensor noises. A better transient response can be obtained with the proposed design method for SRF-PLL by the analysis of linearized model of the PLL system including LPF. Furthermore, in the proposed method, the controller gain and LPF cut-off frequency are changed from normal value to transient value when the voltage disturbance is detected. This paper shows the feasibility and the usefulness of the proposed methods through the computer simulation and the experiment.