• Proceedings of the KIPE Conference
• /
• 2001.10a
• /
• pp.708-712
• /
• 2001

A new phase-shifted parallel-input/series-output (PI SO) dual inductor-fed push-pull converter for high-power step­up applications is proposed. This converter is operated at a constant duty cycle and employs an auxiliary circuit to control the output voltage with a phase-shift between the two modules. It features a voltage conversion characteristic which is linear to changes in the control input, and high step-up ratio with a greatly reduced switch turn-off stress resulting in a significant increase in the converter efficiency. It also shows a low ripple content and low root-mean-square (RMS) current in the output capacitor. The operational principle is analyzed and a comparative analysis with the conventional pulse-width-modulated (PWM) PISO dual inductor-fed push-pull converter is presented. A 50kHz, 800W, 350Vdc prototype with an input of 20-32Vdc has also been constructed to validate the proposed converter. The proposed converter compares favorably with the conventional counterpart and is considered well suited to high-power step-up applications.

• Journal of the Institute of Electronics Engineers of Korea SC
• /
• v.44 no.6
• /
• pp.57-65
• /
• 2007

This paper presents the design of single phase PFC(Power Factor Correction) using a DSP(TMS320F2812). In order to realize the proposed boost PFC converter in average current mode control, the DSP requires the A/D sampling values for a line input voltage, a inductor current, and the output voltage of the converter. Because of a FET switching noise, these sampling values contain a high frequency noise and switching ripple. The solution of A/D sampling keeps away from the switching point. Because the PWM duty is changed from 5% to 95%, we can#t decide a fixed sampling time. In this paper, the three A/D converters of the DSP are started using the prediction algorithm for the FET ON/OFF time at every sampling cycle(40 KHz). Implemented A/D sampling algorithm with only one timer of the DSP is very simple and gives the autostart of these A/D converters. From the experimental result, it was shown that the power factor was about 0.99 at wide input voltage, and the output ripple voltage was smaller than 5 Vpp at 80 Vdc output. Finally the parameters and gains of PI controllers are controlled by serial communication with Windows Xp based PC. Also it was shown that the implemented PFC converter can achieve the feasibility and the usefulness.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.21 no.5
• /
• pp.396-403
• /
• 2016

Usually, large-sized buses and trucks have a very high load. In addition, frequent braking during downhill or long-distance driving, causes the conventional method using the brake friction to have a problem in safety because of brake fade and brake burst phenomenon. Auxiliary brakes dividing the braking load is essential. Hence, environment-friendly auxiliary brakes, such as contactless brake rather than the engine auxiliary brake system are needed. A study aimed at improving the energy efficiency by recharging electric energy with changing mechanical to electrical energy that occurs when braking is actively in progress. In this paper, the voltage control method is utilized to recover the electric energy generated in the electromagnetic retarder instead of the eddy current. To regenerate the braking energy into the electrical energy, the resonant L-C circuit is configured in the retarder. The voltage generated in the retarder is simply modeled as a transformer. However, retarder voltage control in this paper is simulated by modeling the induction generator because this induction generator modeling is more practical than transformer modeling. The changes in the voltage of the resonance circuit, which depends on the switch pulse duration of the control device, were analyzed. A PI controller algorithm to control this voltage is proposed. The feasibility of modeling retarder and voltage controller are shown by using MATLAB Simulink in this paper.

• Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
• /
• 2000.10a
• /
• pp.11-14
• /
• 2000

This paper describes a thennally stimulated displacement current(TSDC) of polyamic acid alkylamine salts(PAAS) Langmuir-Blodgett(LB) films, which is a precursor of polyimide(PI). The TSDC measurements of PAAS LB film were performed from room temperature to about $250^{\circ}C$ and the temperature was increased at a rate of $0.2^{\circ}C/s$. This show that this is TSDC peaks at about $70^{\circ}C$ in the arachidic acid LB films, and at about $70^{\circ}C$ and $160^{\circ}C$ in the PAAS LB films. Results of this measurements indicate that one small peak at $70^{\circ}C$ is resulted from a softening of the alkyl group and the large peak at $160^{\circ}C$ is possibly due to dipole moment of C-O group in the PAAS molecule. We have calculated the vertical component of dipole moment of the P AAS LB film out of the TSDC curves. It shows that the dipole moment of PAAS LB film is about -40mD at $70^{\circ}C$ and about 200mD at $160^{\circ}C$ in the first measurement of TSDC. In the second measurement of TSDC of PAAS LB film after cooling down to room temperature, the TSDC peaks are almost disappeared.

• Journal of Power Electronics
• /
• v.11 no.3
• /
• pp.360-368
• /
• 2011

This paper proposes an active frequency with a positive feedback in the d-q frame anti-islanding method suitable for a robust phase-locked loop (PLL) algorithm using the FFT concept. In general, PLL algorithms for grid-connected PV PCS use d-q transformation and controllers to make zero an imaginary part of the transformed voltage vector. In a real grid system, the grid voltage is not ideal. It may be unbalanced, noisy and have many harmonics. For these reasons, the d-q transformed components do not have a pure DC component. The controller tuning of a PLL algorithm is difficult. The proposed PLL algorithm using the FFT concept can use the strong noise cancelation characteristics of a FFT algorithm without a PI controller. Therefore, the proposed PLL algorithm has no gain-tuning of a PI controller, and it is hardly influenced by voltage drops, phase step changes and harmonics. Islanding prediction is a necessary feature of inverter-based photovoltaic (PV) systems in order to meet the stringent standard requirements for interconnection with an electrical grid. Both passive and active anti-islanding methods exist. Typically, active methods modify a given parameter, which also affects the shape and quality of the grid injected current. In this paper, the active anti-islanding algorithm for a grid-connected PV PCS uses positive feedback control in the d-q frame. The proposed PLL and anti-islanding algorithm are implemented for a 250kW PV PCS. This system has four DC/DC converters each with a 25kW power rating. This is only one-third of the total system power. The experimental results show that the proposed PLL, anti-islanding method and topology demonstrate good performance in a 250kW PV PCS.

• Journal of Power Electronics
• /
• v.17 no.6
• /
• pp.1535-1544
• /
• 2017

Advances in FPGA technology have enabled fast real-time simulation of power converters, filters and loads. FPGA based HIL (Hardware-In-the-Loop) simulators have revolutionized control hardware and software development for power electronics. Common time step sizes in the order of 100ns are sufficient for simulating switching frequency current and voltage ripples. In order to keep the time step as small as possible, ideal switching function models are often used to simulate the phase legs. This often produces inferior results when simulating the discontinuous conduction mode (DCM) and disabled operational states. Therefore, the corresponding measurement and protection units cannot be tested properly. This paper describes a new solution for this problem utilizing a discrete-time PI controller. The PI controller simulates the proper DC and low frequency AC components of the phase leg voltage during disabled operation. It also retains the advantage of fast real-time execution of switch-based models when an accurate simulation of high frequency junction capacitor oscillations is not necessary.

• Transactions of the Korean Society of Mechanical Engineers A
• /
• v.36 no.7
• /
• pp.797-803
• /
• 2012

Proportional solenoid valves are a modulating type that can control the displacement of valves continuously by means of electromagnetic forces proportional to the solenoid coil current. Because the solenoid-type modulating valves have the advantages of fast response and compact design over air-operated or motor-operated valves, they have been gaining acceptance in chemical and power plants to control the flow of fluids such as water, steam, and gas. This paper deals with the auto tuning of the position controller that can provide the proportional and integral gain automatically based on the dynamic system identification. The process characteristics of the solenoid valve are estimated with critical gain and critical period at a stability limit based on implemented relay feedback, and the controller parameters are determined by the classical Ziegler-Nichols design method. The auto-tuning algorithm was verified with experiments, and the effects of the operating point at which the relay control is activated as well as the relay amplitude were investigated.

• Journal of the Korean Society of Industry Convergence
• /
• v.17 no.3
• /
• pp.93-102
• /
• 2014

Recently the interest in permanent magnet alternating motor using for electric compressor become great. Especially the research on Interior Permanent Magnet Motor has been doing actively for its advantages in the energy density and the efficiency. In order to control the output of motor to the desired value, the current control or speed control of motor are required. The accurate detection of rotor position and speed information are necessary for the control of motor. In general, the encoder, hall sensor, and resolver are used to obtain the information of motor position and speed and the speed detection algorithm, M/T method, is applied. However, the M/T method causes the error depending on rotor speed. Therefore, this M/T speed detection method is not perfect. In this paper, it is proposed that the PI control with a 1st transfer function and the integration element between velocity and position are composed in series and this feeds back to the reference value of position angle. The proposed algorithm is a function of the integral elements 2nd term, speed element, is used as an output. Thus, it is possible to detect the correct speed by configuring like the mechanical structure similarly. The proposed algorithm is verified by using PSIM DLL and is applied to the BLAC motor drive. And also it is confirmed that this system estimates the accurate speed regardless of rotor speed changes. As a example, the experimental results and simulations shows that the proposed method is very effective.

• Journal of the Korea Convergence Society
• /
• v.2 no.3
• /
• pp.15-23
• /
• 2011

This paper deals with the analysis for the operation characteristic of PV 3 phase inverter, considering the state equation through d-q coordinates transformation, and proposes an algorithm of controlling current using PI(Proportional Integral) controller to control the output and the theory algorithm of sinusoidal PWM method to design inverter. And also this paper performs PV modelling using PSCAD/EMTDC S/W which is commonly used in analysis of distribution system and confirms effectiveness of the modelling proposed in this paper by analyzing and comparing the EMTDC/PSCAD simulation result with the theoretical method.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.11 no.2
• /
• pp.127-134
• /
• 2006

This paper describes a fully hardware realization of vector controller for the permanent magnet synchronous motor (PMSM) using high density field programmable gate mays (FPGA). In the proposed system, the vector controller including vector transformation , PI regulator, position and speed measurement, current measurement, and space vector PWM blocks is implemented in a FPGA using a VHSIC hardware description language (VHDL). The experimental results using a 1.1kW PMSM are provided to show the validity of the proposed system.