Journal of the Institute of Electronics Engineers of Korea SC (전자공학회논문지SC)

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지

The Design of Single Phase PFC using a DSP

DSP를 이용한 단상 PFC의 설계

  • Yang, Oh (School of Electronics and Information Engineering, Cheonju University)
  • 양오 (청주대학교 전자정보공학부)
  • Published : 2007.11.25
Download PDF
⟨ Previous Next ⟩

Abstract

This paper presents the design of single phase PFC(Power Factor Correction) using a DSP(TMS320F2812). In order to realize the proposed boost PFC converter in average current mode control, the DSP requires the A/D sampling values for a line input voltage, a inductor current, and the output voltage of the converter. Because of a FET switching noise, these sampling values contain a high frequency noise and switching ripple. The solution of A/D sampling keeps away from the switching point. Because the PWM duty is changed from 5% to 95%, we can#t decide a fixed sampling time. In this paper, the three A/D converters of the DSP are started using the prediction algorithm for the FET ON/OFF time at every sampling cycle(40 KHz). Implemented A/D sampling algorithm with only one timer of the DSP is very simple and gives the autostart of these A/D converters. From the experimental result, it was shown that the power factor was about 0.99 at wide input voltage, and the output ripple voltage was smaller than 5 Vpp at 80 Vdc output. Finally the parameters and gains of PI controllers are controlled by serial communication with Windows Xp based PC. Also it was shown that the implemented PFC converter can achieve the feasibility and the usefulness.

본 논문에서는 DSP(TMS320F2812)를 사용하여 단상 역률개선을 디지털로 설계하였다. 이러한 승압형 역률개선 컨버터를 디지털로 구현하기 위하여 DSP는 컨버터의 입력전압과 인덕터전류, 컨버터의 출력전압이 필요하며 이를 DSP 내부에 있는 12비트 A/D변환기로 구현하였다. 승압을 위한 스위칭소자인 FET가 ON/OFF 될 때 심한 고주파 노이즈와 스위칭 리플이 발생한다. DSP에 의해 구현시 어느 시점에서 A/D 변환을 시작할지 결정하는 것은 대단히 중요하며 스위칭 노이즈가 발생하지 않는 곳에서 A/D 변환을 할 필요가 있다. PWM의 시비율(duty ratio)은 약 5 %에서 95 %까지 가변적이기 때문에 A/D 변환의 고정된 시작점을 찾을 수는 없다. 따라서 본 논문에서는 25 us 마다 PWM의 ON/OFF 폭을 미리 예측한 후 타이머를 이용하여 A/D 변환을 하도록 하였다. 실험 결과들로부터 광범위한 입력전압에 대하여 약 0.99의 역률과 80 Vdc 출력 전압에 대한 리플이 약 5 Vpp임을 확인하였다. 또한 윈도우즈 Xp 환경 하에서 수행되는 응용프로그램을 작성하여 원격에서 단상 PFC 컨버터의 각종 파라미터들과 전압 및 전류 제어기의 이득들을 모니터링하며 원격제어가 가능함을 보여 상용화의 가능성과 유용성을 제시하였다.

Keywords

References

  1. P. C. Todd, 'UC3854 controlled power factor correction circuit design,' U-134, Unitrode Application Note, pp. 3-269 - 3-288
  2. S. Choudhury, 'Average current mode controlled power factor correction converter Using TMS320LF2407A,' Texas Instruments Application Note SPRA902A, pp. 1-14, Jul. 2005
  3. Zhen Z. Ye, Milan M. Jovanovic, 'Implementation and Performance Evaluation of DSP-Based Control for Constant-Frequency Discontinuous-Conduction-Mode Boost PFC Front End,' IEEE Trans. Industrial Electronics, vol. 52, No.1, pp. 98-107, Feb., 2005 https://doi.org/10.1109/TIE.2004.841131
  4. S. Buso et al., 'Simple digital control improving dynamic performance of power factor preregulators,' IEEE Trans. Power Electron., vol. 13, pp. 814-823, Sept., 1998 https://doi.org/10.1109/63.712280
  5. W. Zhang, Yan-Fei Liu, and Bin Wu, 'A New Duty Cycle Control Strategy for Power Factor Correction and FPGA Implementation,' IEEE Trans. Power Electron., vol. 21, No. 6, pp. 1745-1753, Nov., 2006 https://doi.org/10.1109/TPEL.2006.882922
  6. A. de Castro, P. Zumel, O. Gaecia, T. Riesgo, and J. Uceda, 'Concurrent and simple digital controller of an ac/dc converter with power factor correction based of FPGA,' IEEE Trans. Power Electron., vol. 18, No. 1, pp. 334-343, Jan., 2003 https://doi.org/10.1109/TPEL.2002.807106
  7. J. Chen, A. Prodic, R. W. Erickson, and D. Maksimovic, 'Predictive digital current programmed control,' IEEE Trans. Power Electron., vol. 18, No. 1, pp. 411-419, Jan., 2003 https://doi.org/10.1109/TPEL.2002.807140
  8. W. Zhang, Guan Feng, Yan-Fei, and Bin Wu, 'A Digital Factor Correction (PFC) Control Strategy Optimized for DSP,' IEEE Trans. Power Electron., vol. 19, No. 6, pp. 1471-1485, Nov., 2004
  9. J. Zhou, Z. Lu, Z. Lin, Y. Ren, Z. Qian, and Y. Wang, 'Novel Sampling Algorithm for DSP Controlled 2 kW PFC Converter,' IEEE Trans. Power Electron., vol. 16, No. 2, pp. 217-222, Mar., 2001 https://doi.org/10.1109/63.911145
  10. David M. Van de Sype, Koen De Gusseme, A. P. Van den Bossche, and Jan A.A. Melkebeek, 'A Sample Algorithm for Digitally Controlled Boost PFC Converters,' IEEE Trans. Power Electron., vol. 19, No. 3, pp. 649-657, May, 2004 https://doi.org/10.1109/TPEL.2004.826439