• Journal of the Institute of Electronics Engineers of Korea SC
• /
• v.48 no.4
• /
• pp.17-24
• /
• 2011

This paper presents a control scheme to cancel periodic disturbance with unknown frequency for optical disc drives. The control scheme consists of an output regulator and a frequency adaptive algorithm. Here, the frequency adaptive algorithm based on IMP plays a role in obtaining a frequency of periodic disturbance. The stability analysis of whole system and disturbance rejection performance are proven by the singular perturbation theory. The contribution of this paper are as follows. (1) There is no design constraints of the frequency range. (2) Ability for perfect disturbance rejection is preserved even with uncertain plant model.

• Journal of Power Electronics
• /
• v.9 no.4
• /
• pp.593-603
• /
• 2009

This paper proposes and describes the design and operational principles of a three-phase three-level nine switch voltage source inverter. The proposed topology consists of three bi-directional switches inserted between the source and the full-bridge power switches of the classical three-phase inverter. As a result, a three-level output voltage waveform and a significant suppression of load harmonics contents are obtained at the inverter output. The harmonics content of the proposed multilevel inverter can be reduced by half compared with two-level inverters. A Fourier analysis of the output waveform is performed and the design is optimized to obtain the minimum total harmonic distortion. The full-bridge power switches of the classical three-phase inverter operate at the line frequency of 50Hz, while the auxiliary circuit switches operate at twice the line frequency. To validate the proposed topology, both simulation and analysis have been performed. In addition, a prototype has been designed, implemented and tested. Selected simulation and experimental results have been provided.

• Proceedings of the KIPE Conference
• /
• 2015.07a
• /
• pp.265-266
• /
• 2015

A multiple output dc-dc resonant converter topology for an independent voltage control technique is proposed, using a narrow frequency selection band-pass filters. The multi-output converter is supplied by a single source inverter with the superposed sinusoidal signals reserved for each output. A series-series parallel resonant topology is utilized to implement the narrow frequency selection channels for minimum interference. Finally the experimental setup for four output dc-dc converter is verified with the narrow channel frequencies of 26 kHz, 32 kHz, 38 kHz and 46 kHz.

• Proceedings of the KIPE Conference
• /
• 2012.07a
• /
• pp.592-593
• /
• 2012

Buck converter must operate at fairly high switching frequency for miniaturizing a whole circuit and achieving a fast response. However, at the conditions of low output voltage, high output current, and high switching frequency, the influence of parasitic elements to circuit operation will become extremely obvious. In this paper, it has been shown that these parasitic elements of output capacitor link the ripple of the output voltage. The MCP capacitors and aluminum electrolytic capacitors are applied to the buck converter and observed characteristics and the experimental results were reported.

• 제어로봇시스템학회:학술대회논문집
• /
• 2001.10a
• /
• pp.177.2-177
• /
• 2001

The asynchronous gyro outputs in the 3-axis navigation system are defined as each of gyros has its own output frequency. In this case, the navigation system has gyro outputs concurrently with the sensor mechanical frequency instead of the attitude frequency. So, there is an asynchronous error between gyro outputs and attitude calculation. In this paper, we analyze the gyro output error caused by the asynchronous gyro and present the high speed sampling technique and the extrapolation and interpolation of gyro outputs for synchronizing the gyro outputs.

• Proceedings of the IEEK Conference
• /
• 2000.06e
• /
• pp.17-20
• /
• 2000

Usually, in many applications, high frequency resonant inverters are used, and the PAM(Pulse Amplitude Modulation), PFM(Pulse Frequency Modulation) or PWM(Pulse Width Modulation) techniques are used to control the output power of resonant inverters. In this paper, a new switching scheme is proposed as a PWM control method. With the proposed method, it can be obtained that unity output displacement factor under the variable resonant frequency. The detail algorithm of the proposed PWM switching scheme and its charicteristics are discussed. And the validity of the proposed method is confirmed with the experimental results.

• 전기의세계
• /
• v.30 no.1
• /
• pp.47-54
• /
• 1981

The fabrication of Langevin type vibrators producing relatively high sonic and ultrasonic energy is described. The dependence of the acoustic output and the frequency characteristics on the thickness of the steel plates and the pressure at the ceramics are investigated. As results, the acoustic output of Langevin type vibrators are relatively high, and the resonant frequency is decreassed by thickening the steel plates and lowering the pressure at the ceramics. Using these results, sonic and ultrasonic vibrator whose resonant frequency is determined can be designed.

• Journal of the Korean Institute of Telematics and Electronics A
• /
• v.30A no.6
• /
• pp.22-30
• /
• 1993

An integrated silicon pressure sensor with frequency output has been fabricated, measured, and tested. The standard bipolar process is applied and thin diaphragm was formed using EDP anisotropic etchant. Output frequency was 769 Hz-3.1 kHz at the pressure range of 0-10 psi. It operates at the temperature range of 0-50$^{\circ}C$. The frequency sensitivity was 233 Hz/psi and temperature sensitivity was 0.3 Hz/$^{\circ}C$. The power dissipation was 50mW.

• The Journal of Korea Institute of Information, Electronics, and Communication Technology
• /
• v.13 no.2
• /
• pp.123-128
• /
• 2020

A low phase noise phase locked loop (PLL) with negative feedback loop including frequency variation sensing circuit (FVSC) has been proposed. The FVSC senses the frequency variation of voltage controlled oscillator output signal and controls the volume of electric charge in loop filter capacitance. As the output frequency of the phase locked loop increases, the FVSC reduces the loop filter capacitor charge. This causes the loop filter output voltage to decrease, resulting in a phase locked loop output frequency decrease. The added negative feedback loop improves the phase noise characteristics of the proposed phase locked loop. The size of capacitance used in FVSC is much smaller than that of loop filter capacitance resulting in no effect in the size of the proposed PLL. The proposed low phase noise PLL with FVSC is designed with a supply voltage of 1.8V in a 0.18㎛ CMOS process. Simulation results show the jitter of 273fs and the locking time of 1.5㎲.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.21 no.6
• /
• pp.514-524
• /
• 2016

This work suggests a study on 5 kW plasma power supply design and reactor capacitance estimation algorithm for a wide range of linear output control to operate a plasma reactor. The suggested study is designed to use a two-stage circuit and control the full-bridge circuit of the two-stage circuit using the buck converter output voltage of the single-stage circuit. The switching frequency of the full-bridge circuit is designed to operate through high-frequency switching and obtain maximum output using LC parallel resonance. Soft switching technique(ZVS) is used to reduce the loss caused by high-frequency switching, and duty control of the buck converter is applied to control a wide range of linear output. The internal capacitance of the reactor cannot easily be extracted, and thus, the reactor cannot be operated in an optimized resonant state. To address this issue, this work designs the internal capacitance of the reactor such that estimations can be performed with the developed reactor capacitance estimation algorithm applied to the internal capacitance of the reactor. A 5 kW plasma power supply is designed for a wide range of linear output control, and the validity of the study on the reactor capacitance estimation algorithm is verified.