• Title/Summary/Keyword: Order memory

Search Result 1,551, Processing Time 0.025 seconds

A Study on the Development of Intelligent Markup Indicator (IMI) Technology for Underground Facilities Management Using IoT (IoT를 이용한 지하매설물관리용 지능형표지기(IMI) 기술개발에 관한 연구)

  • Kim, Tai-Dal
    • The Journal of the Institute of Internet, Broadcasting and Communication
    • /
    • v.17 no.3
    • /
    • pp.129-136
    • /
    • 2017
  • Geographic Information System The geographic information system (GIS) has been limited to the government and some public sectors. Recently, the market has been diversified by combining with other areas such as mobile and CRM (Customer Relationship Management). The development direction of GIS technology in the 21st century is Web GIS, 3D GIS, mobile GIS, LBS, etc. as general technology for GIS application system development and spatial information service. In this study, we developed a new concept marking nail (a marking nail with built - in intelligent storage memory device) from the function of simple positioning of a marking nail related to a previously used underground item,, Burial depth, pipe thickness, piping material, management agency, contractor, contact, etc.) and store it in DB server, if necessary.Make it available in the right place. Through this research, it is possible to prevent and minimize various accidents caused by irregular excavation works, etc., and to provide information for establishing countermeasures related to sink holes. In order to provide systematic and reliable information on underground burial management, it was proposed to input information conveniently in the field, and the purpose was to reduce the incidence of buried underground pipes absolutely.

Radix-4 Trellis Parallel Architecture and Trace Back Viterbi Decoder with Backward State Transition Control (Radix-4 트렐리스 병렬구조 및 역방향 상태천이의 제어에 의한 역추적 비터비 디코더)

  • 정차근
    • Journal of the Institute of Electronics Engineers of Korea SP
    • /
    • v.40 no.5
    • /
    • pp.397-409
    • /
    • 2003
  • This paper describes an implementation of radix-4 trellis parallel architecture and backward state transition control trace back Viterbi decoder, and presents the application results to high speed wireless LAN. The radix-4 parallelized architecture Vietrbi decoder can not only improve the throughput with simple structure, but also have small processing delay time and overhead circuit compared to M-step trellis architecture one. Based on these features, this paper addresses a novel Viterbi decoder which is composed of branch metric computation, architecture of ACS and trace back decoding by sequential control of backward state transition for the implementation of radix-4 trellis parallelized structure. With the proposed architecture, the decoding of variable code rate due to puncturing the base code can easily be implemented by the unified Viterbi decoder. Moreover, any additional circuit and/or peripheral control logic are not required in the proposed decoder architecture. The trace back decoding scheme with backward state transition control can carry out the sequential decoding according to ACS cycle clock without additional circuit for survivor memory control. In order to evaluate the usefulness, the proposed method is applied to channel CODEC of the IEEE 802.11a high speed wireless LAN, and HDL coding simulation results are presented.

Efficient DRAM Buffer Access Scheduling Techniques for SSD Storage System (SSD 스토리지 시스템을 위한 효율적인 DRAM 버퍼 액세스 스케줄링 기법)

  • Park, Jun-Su;Hwang, Yong-Joong;Han, Tae-Hee
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.48 no.7
    • /
    • pp.48-56
    • /
    • 2011
  • Recently, new storage device SSD(Solid State Disk) based on NAND flash memory is gradually replacing HDD(Hard Disk Drive) in mobile device and thus a variety of research efforts are going on to find the cost-effective ways of performance improvement. By increasing the NAND flash channels in order to enhance the bandwidth through parallel processing, DRAM buffer which acts as a buffer cache between host(PC) and NAND flash has become the bottleneck point. To resolve this problem, this paper proposes an efficient low-cost scheme to increase SSD performance by improving DRAM buffer bandwidth through scheduling techniques which utilize DRAM multi-banks. When both host and NAND flash multi-channels request access to DRAM buffer concurrently, the proposed technique checks their destination and then schedules appropriately considering properties of DRAMs. It can reduce overheads of bank active time and row latency significantly and thus optimizes DRAM buffer bandwidth utilization. The result reveals that the proposed technique improves the SSD performance by 47.4% in read and 47.7% in write operation respectively compared to conventional methods with negligible changes and increases in the hardware.

A Weighted Frequent Graph Pattern Mining Approach considering Length-Decreasing Support Constraints (길이에 따라 감소하는 빈도수 제한조건을 고려한 가중화 그래프 패턴 마이닝 기법)

  • Yun, Unil;Lee, Gangin
    • Journal of Internet Computing and Services
    • /
    • v.15 no.6
    • /
    • pp.125-132
    • /
    • 2014
  • Since frequent pattern mining was proposed in order to search for hidden, useful pattern information from large-scale databases, various types of mining approaches and applications have been researched. Especially, frequent graph pattern mining was suggested to effectively deal with recent data that have been complicated continually, and a variety of efficient graph mining algorithms have been studied. Graph patterns obtained from graph databases have their own importance and characteristics different from one another according to the elements composing them and their lengths. However, traditional frequent graph pattern mining approaches have the limitations that do not consider such problems. That is, the existing methods consider only one minimum support threshold regardless of the lengths of graph patterns extracted from their mining operations and do not use any of the patterns' weight factors; therefore, a large number of actually useless graph patterns may be generated. Small graph patterns with a few vertices and edges tend to be interesting when their weighted supports are relatively high, while large ones with many elements can be useful even if their weighted supports are relatively low. For this reason, we propose a weight-based frequent graph pattern mining algorithm considering length-decreasing support constraints. Comprehensive experimental results provided in this paper show that the proposed method guarantees more outstanding performance compared to a state-of-the-art graph mining algorithm in terms of pattern generation, runtime, and memory usage.

A Study on the Precedence of the Risk of Problem Features of Senile Dementia Patients (치매노인의 문제특성에 대한 위험순위에 관한 연구)

  • You, Ji-Hye;Lee, Hang-Woon;Eom, Jin-Sup;Park, Soo-Jun;Lee, Bong-Soo;Lee, Jeong-Whan;Tack, Gye-Rae;Chung, Soon-Cheol
    • Science of Emotion and Sensibility
    • /
    • v.10 no.1
    • /
    • pp.79-86
    • /
    • 2007
  • Selected cognitive ability test and survey of basic & problem characteristics were conducted on 110 hospitalized senile dementia patients to extract important problem features. Twenty important problem features were extracted by the factor analysis. In this study, the precedence of the risk of 20 problem features was determined for care of senile dementia patients. Questionnaire was conducted on 32 clinical psychologists who had experienced the diagnosis and treatment of senile dementia patients. Using AHP (Analytic Hierarchy Process), relative risk levels were studied and the precedence of risk was determined by making 20 important problem features in order of the risk. Results of two analyses indicated that during normal daily activities of senile dementia patients the cognitive problem such as memory impairment, judgement disorder and disorientation is the most dangerous risk factor.

  • PDF

Virtual Reality in Cognitive Rehabilitation (인지재활 영역에서 가상현실)

  • Park, Inn-Jee;Park, Heung-Seok;Kim, Tae-Hoon
    • Therapeutic Science for Rehabilitation
    • /
    • v.1 no.1
    • /
    • pp.29-38
    • /
    • 2012
  • Introduction : This study reviews the main areas of cognitive rehabilitation including executive dysfunction, memory dysfunction, perceptual dysfunction, attention deficit, and dysfunctions in activities of daily living in order to apply to the adaptation of occupational therapy. Body : Cognition programs based on the virtual reality are being used not only to evaluate but to train the overall components of human's cognition. Because the cognitive program is concentrating on the real environment, it is known to bring a remarkable transitional effect to the actual environment, compared to the basic computer-based evaluation and training. Applying virtual reality to the rehabilitation program can develop and advance the high technology and can result in a major effect on the innovative treatment technology. Conclusions : In this process, virtual reality is expected to be researched more in the near future. Particularly in the cognitive realm, it is imperative for researchers to pay attention to the improved transitional effect of the virtual reality toward the actual environment, rather than the already existing method of evaluations. Therefore, application of the virtual reality for the cognitive training should be researched for various types of subjects in the diverse aspects of congnitive function. Application of the virtual reality in the cognitive function has its unlimited potential, thus the rehabilitation program integrated with not only evaluation but training and education is expected extensively in the future.

Standardization of the Comprehensive Attention Test for the Korean Children and Adolescents (국내 아동 및 청소년 주의력 평가를 위한 종합주의력검사의 표준화 연구)

  • K.Yoo, Han-Ik;Lee, Jung-Sun;Kang, Sung-Hee;Park, Eun-Hee;Jung, Jae-Suk;Kim, Boong-Nyun;Son, Jung-Woo;Park, Tae-Won;Kim, Bong-Seok;Lee, Young-Sik
    • Journal of the Korean Academy of Child and Adolescent Psychiatry
    • /
    • v.20 no.2
    • /
    • pp.68-75
    • /
    • 2009
  • Objectives: This study was conducted in order to develop and obtain the nonnative data of the computerized Comprehensive Attention Test(CAT) in Korean children and adolescents. It also aimed to evaluate the reliability and validity of the CAT. Methods: We developed the computerized CAT which includes the selective attention task, the sustained attention to response task, the flanker task, the divided attention task, and the spatial working memory task. We investigated the test-retest reliability and the construction validity of this computerized version by using the data from 21 children, and gathered the nonnative data of 9l2 subjects, aged 4 to 15 years, dwelling in the Metropolitan Seoul area in 2008. Results: No statistical differences between means of the tests and retests of the CAT were observed. The mean of the correlation coefficient of the test-retest scores was 0.715. The results from the factor analyses explained 51.7% of the cumulative variance. In addition, the nonnative data for all of the CAT subtests were obtained. Conclusion: The computerized CAT can be used as a reliable and valid tool in both clinical and research settings for Korean children and adolescents with or without neuropsychiatric conditions such as attention deficit.

  • PDF

Optimum Placement and Shape of UHF Monopole Antenna Mounted on UAV (무인항공기에 장착된 UHF 모노폴 안테나의 최적 위치 및 형상)

  • Choi, Jaewon;Kim, Jihoon;Chung, Eulho
    • Journal of the Institute of Electronics and Information Engineers
    • /
    • v.50 no.9
    • /
    • pp.46-51
    • /
    • 2013
  • In this paper, the optimum placement and shape of UHF antenna on the unmanned aerial vehicle (UAV) are analyzed by using the electromagnetic (EM) simulation on the various locations. The FEKO was used for the EM-simulation. In order to reduce the complexity of simulation and minimize the runtime and memory usage, the composite aircraft structure is simplified as the PEC model excluding the radome structure. The simulation was performed on the wing and ventral fin of UAV, and the antenna shape used the monopole, dipole, and bent monopole antennas. When the monopole antenna is mounted under the wing, two antennas need to be mounted under the right and left wings, and those antennas have to be switched as the direction of UAV wing to the line of sight (LOS) data-link (DL) ground antenna. In the case of mounting under the ventral fin, one antenna can be used regardless of the direction of UAV wing to the LOS DL ground antenna. Also, the antenna gain is improved by the blockage reduction. The antenna gain is further improved by using the bent monopole antenna. The optimum solution of UHF antenna placement and shape on UAV is to mount the bent monopole antenna under the ventral fin.

Design and Implementation of NMEA Multiplexer in the Optimized Queue (최적화된 큐에서의 NMEA 멀티플렉서의 설계 및 구현)

  • Kim Chang-Soo;Jung Sung-Hun;Yim Jae-Hong
    • Journal of Navigation and Port Research
    • /
    • v.29 no.1 s.97
    • /
    • pp.91-96
    • /
    • 2005
  • The National Marine Electronics Association(NMEA) is nonprofit-making cooperation composed with manufacturers, distributors, wholesalers and educational institutions. We use the basic port of equipment in order to process the signal from NMEA signal using equipment. When we don't have enough one, we use the multi-port for processing. However, we need to have module development simulation which could multiplex and provide NMEA related signal that we could solve the problems in multi-port application and exclusive equipment generation for a number of signal. For now, we don't have any case or product using NMEA multiplexer so that we import expensive foreign equipment or embody NMEA signal transmission program like software, using multi-port. These have problems since we have to pay lots ci money and build separate processing part for every application programs. Besides, every equipment generating NMEA signal are from different manufactures and have different platform so that it could cause double waste and loss of recourse. For making up for it, I suggest the NMEA multiplexer embodiment, which could independently move by reliable process and high performance single hardware module, improve the memory efficiency of module by designing the optimized Queue, and keep having reliability for realtime communication among the equipment such as main input sensor equipment Gyrocompass, Echo-sound, and GPS.

Optimized DSP Implementation of Audio Decoders for Digital Multimedia Broadcasting (디지털 방송용 오디오 디코더의 DSP 최적화 구현)

  • Park, Nam-In;Cho, Choong-Sang;Kim, Hong-Kook
    • Journal of Broadcast Engineering
    • /
    • v.13 no.4
    • /
    • pp.452-462
    • /
    • 2008
  • In this paper, we address issues associated with the real-time implementation of the MPEG-1/2 Layer-II (or MUSICAM) and MPEG-4 ER-BSAC decoders for Digital Multimedia Broadcasting (DMB) on TMS320C64x+ that is a fixed-point DSP processor with a clock speed of 330 MHz. To achieve the real-time requirement, they should be optimized in different steps as follows. First of all, a C-code level optimization is performed by sharing the memory, adjusting data types, and unrolling loops. Next, an algorithm level optimization is carried out such as the reconfiguration of bitstream reading, the modification of synthesis filtering, and the rearrangement of the window coefficients for synthesis filtering. In addition, the C-code of a synthesis filtering module of the MPEG-1/2 Layer-II decoder is rewritten by using the linear assembly programming technique. This is because the synthesis filtering module requires the most processing time among all processing modules of the decoder. In order to show how the real-time implementation works, we obtain the percentage of the processing time for decoding and calculate a RMS value between the decoded audio signals by the reference MPEG decoder and its DSP version implemented in this paper. As a result, it is shown that the percentages of the processing time for the MPEG-1/2 Layer-II and MPEG-4 ER-BSAC decoders occupy less than 3% and 11% of the DSP clock cycles, respectively, and the RMS values of the MPEG-1/2 Layer-II and MPEG-4 ER-BSAC decoders implemented in this paper all satisfy the criterion of -77.01 dB which is defined by the MPEG standards.