References
- D. J. Costello, Jr., H. Hegenaur, H. Imai, and S. B. Wicker, 'Applications of error-control coding,', IEEE Trans.Information Theory, vol. 44, no. 6, pp. 2531 - 2560, Oct. 1998 https://doi.org/10.1109/18.720548
- A. Sabanmaria and F. J. Lopes-Hernandez, Wireles LAN : Standards and application, Artech House, 2001
- A. J. Viterbi and J. K. Omura, Princilples of digital communication and coding, McGraw-Hill, NY, 1979
- G. G. Forney, 'The Viterbi algorithm,' Proceedings of the IEEE, vol. 61, no. 3, pp. 268 - 278, March 1973 https://doi.org/10.1109/PROC.1973.9030
- H. Liou, 'Implementing the Viterbi algorithm,' IEEE Signal Processing Mag., pp. 42-52, Sept. 1995 https://doi.org/10.1109/79.410439
- H. Dawid, O. J. Joeressen, and H. Meyr, 'Viterbi decoders : High performance algorithms and architectures,' Digital Signal Processing for Multimedia Systems edited by K. Parhi and T. Nishitani, Marcel Dekker 1999
- P. G. Gulak and T. Kailath, 'Locally connected VLSI architectures for the Viterbi algorithm,' IEEE J. Selected Areas Commun., vol. 6, no. 3, pp. 527 - 537, April 1988 https://doi.org/10.1109/49.1921
- P. J. Black and T. H. Meng, 'Hybrid survivor path architectures for Viterbi decoders,' In Proc. Int. Conference on Acoustics, Speech, and Signal Processing 93 (ICASSP'93), pp. 433 - 436, Nov. 1993 https://doi.org/10.1109/ICASSP.1993.319148
- T. K. Trung, M. Shih, I. S. Reed, and E. H. Satorius, 'A VLSI design for a trace-back Viterbi decoder,' IEEE Trans. Commun., vol. 40, no. 3, pp. 616 - 624, March 1992 https://doi.org/10.1109/26.135732
- C.Shung, H. Lin, R. C. Sypher, P. H. Siegel, and H. K. Thapar, 'Area-efficient architecture for the Viterbi algorithm - Part I: Theory,' IEEE Trans. Commun., vol. 41, no. 4, pp. 636 - 644, April 1993 https://doi.org/10.1109/26.223789
- G. Fettweis and H. Meyr, 'High-rate Viterbi processor: A systolic array solution,' IEEE J. Selected Areas Commun., vol. 8, no. 8, pp. 1520 - 1534, Oct. 1990 https://doi.org/10.1109/49.62830
- P. G. Gulak and E. Shwedyk, 'VLSI structures for Viterbi receivers: Part I-General theory and applications,' IEEE J. Selected Areas Commun., vol. SAC-4, pp. 142 - 154, Jan. 1986
- P. J. Black and T. H. Meng, 'A 140-Mb/s, 32-state, radix-4 Viterbi decoder,' IEEE J. Solid-State Circuits, vol. 27, no. 12, pp. 1877 - 1885, Dec. 1992 https://doi.org/10.1109/4.173118
- J. Sparso, H. N. Jorgensen, E. Paaske, S. Pedersen, and T. R. Petersen, 'An area-efficient topology for VLSI implementation of Viterbidecoders and other shuffle-exchange type structures,' IEEE J. Solid-State Circuits, vol. 26, no. 2, pp. 90 - 97, Feb. 1991 https://doi.org/10.1109/4.68122
- H. K. Thapar and H. M. Cioffi, 'A block processing method for designing high-speed Viterbi detectors', In Proc. International Conference on Commun. 89(ICC'89), pp. 1096 - 1100, 1989 https://doi.org/10.1109/ICC.1989.49853
- P. J. Black and T. H. Meng, 'A unified approach to the Viterbi algorithm state metric update for shift register processes', In Proc. International Conference on Acoustics, Speech, and Signal Processing 92(ICASSP'92), pp. V.629 - V.632, 1992 https://doi.org/10.1109/ICASSP.1992.226677
- H. Burkhardt and L. C. Barbosa, 'Contributions to the application of the Viterbi algorithm,' IEEE Trans. Information Theory, vol. IT-31, no. 5, pp. 626 - 634, Sept. 1985
- C. M. Radar, 'Memory management in a Viterbi algorithm,' IEEE Trans. Commun., vol. 29, pp. 1399 - 1401, Sep. 1981 https://doi.org/10.1109/TCOM.1981.1095146
- G. Feygin and P. G. Gulak, 'Architectural tradeoffs for survivor sequence memory management in Viterbi decoders,' IEEE Trans. Commun., vol. 41, no. 3, pp. 425 - 429, March 1993 https://doi.org/10.1109/26.221067
- R. Cypher and C. B. Shung, 'Generalized trace back techniques for survivor memory management in the Viterbi algorithm,' In Proc. GLOBECOM., pp. 1318 - 1322, Dec. 1990 https://doi.org/10.1109/GLOCOM.1990.116708
- G. Fettweis, 'Algebraic survivor memory management for Viterbi detectors,' In Proc Int. Conference on Commun. 92(ICC'92), pp. 339 - 343, 1992 https://doi.org/10.1109/ICC.1992.268236
- R. J. McElliece and I. M. Onyszchuk, 'Truncation effect in Viterbi decoding,' In Proc. Proc. of the IEEE Confer. on Military Commun., (Boston, MA), pp. 29.3.1 - 29.3.3 Oct. 1989 https://doi.org/10.1109/MILCOM.1989.103985
- I. M. Onyszchuk, 'Truncation length for Viterbi decoding,' IEEE Trans. Commun., vol. 39, no. 7, pp. 1023 - 1026, July 1991 https://doi.org/10.1109/26.87203
- A. P. Hekstra, 'An alternative to metric rescaling in Viterbi decoders,' IEEE Trans. Commun., vol. 37, no. 11, pp. 1220 - 1222, Nov. 1989 https://doi.org/10.1109/26.46516
- C. Shung et al, 'VLSI architectures for metric normalization in the Viterbi algorithm,' In Proc. International Conference on Commun. 90(ICC'90), pp. 1723 - 1728, 1990 https://doi.org/10.1109/ICC.1990.117356