• Title/Summary/Keyword: Offset Voltage Compensation

Search Result 42, Processing Time 0.026 seconds

The New Structure Design of SC Intergrators for making compensation for offset Voltage and Transconductance error (offset 전압과 이득 오차를 보정한 새로운 구조의 SC 적분기 설계)

  • 박종석
    • Proceedings of the Acoustical Society of Korea Conference
    • /
    • 1998.06e
    • /
    • pp.177-180
    • /
    • 1998
  • 높은 Q가 요구되는 고주파 신호 처리용 필터 설계에서는 흔히 SC 필터를 사용하고 있다. 처리하고자 하는 신호가 고주파수이고, 선택도 Q 값이 매우 높은 경우에는, SC 필터에 사용하는 증폭기의 성능이 빠르고, 직류 성분 이득이 커야만 한다. 이와 같은 속도와 이득이 요구됨에 따라 일반적인 범용 증폭기는 이득이 충분치 못하여 사용이 제한되고, 설사 범용 증폭기를 이용하여 필터를 구성하였다 해도 그 특성에 많은 제한을 줄 수밖에 없다. 또한 GaAS MESFET op amp의 경우, 최근의 논문에서도 60[dB] 이상의 이득이 제안된 바 없으므로, 필터 구성시 또 다른 설계 기술이 요구된다. 따라서 본 논문에서는 GaAS MESFET 능동 SC 적분기의 유한한 이득과 offset 전압을 보정한 새로운 구조의 적분기를 제안한다.

  • PDF

Design of an Offset-Compensated Low-Voltage Rail-to-Rail CMOS Opamp with Ping-Pong Control (Ping-Pong Control을 사용한 옵셋보상된 저전압 Rail-to-Rail CMOS 증폭회로 설계)

  • 이경일;오원석;박종태;유종근
    • Journal of the Korean Institute of Telematics and Electronics C
    • /
    • v.35C no.12
    • /
    • pp.40-48
    • /
    • 1998
  • An offset compensation scheme for rail-to-rail CMOS op-amps with complementary input stages is presented. Two auxiliary amplifiers are used to compensate for the offsets of NMOS and PMOS differential input stages, and ping-pong control is employed for continuous-time operation. A 3V offset-compensated rail-to-rail CMOS op-amp has been designed and fabricated using a 0.8$\mu\textrm{m}$ single-poly, double-metal CMOS process. Measurement results show that offsets are reduced about 20 times by this scheme.

  • PDF

Compensation of Unbalanced Capacitor Voltage for Four-switch Three-phase Inverter Using DC Offset Current Injection (DC 오프셋 전류 주입에 의한 4-Switch 3-Phase Inverter의 커패시터 전압 불평형 보상)

  • Park, Young-Joo;Son, Sang-Hun;Choy, Ick
    • The Journal of the Korea institute of electronic communication sciences
    • /
    • v.10 no.3
    • /
    • pp.365-373
    • /
    • 2015
  • The performance of 4-switch 3-phase inverter(FSTPI) is mainly affected by the unbalanced voltages between two capacitors which replace two switches of conventional 6-switch 3-phase inverter(SSTPI). This paper proposes a DC offset current injection method to compensate the capacitor voltage unbalance for FSTPI. A simplified SVPWM method which can be applied to FSTPI is also proposed. The validity of the proposed methods is verified by computer simulation.

Predictive Current Control of Distribution Static Condenser (D-STATCON) for Reactive Power Compensation in Flexible AC Transmission System(FACTS) (유연송전시스템에서의 역률 보상을 위한 배전용 정지형 동기조상기의 전류제어)

  • 오관일;문건우;전영수;이기선;추진부
    • Proceedings of the KIPE Conference
    • /
    • 1998.07a
    • /
    • pp.447-454
    • /
    • 1998
  • This paper describes a modeling and current control techniques of Distribution static condenser (D-STATCON) for power factor compensation. The current control is based on the predictive and the space vector PWM scheme. The predictive current controlled PWM D-STATCON can maintain its performance with power factor compensation and fixed switching frequency. By using the space vector control low ripple and offset in the current and the voltage as well as fast dynamic responses are achieved with a small DC link capacitance employed.

  • PDF

Controller Design for a Quick Charger System Suitable for Electric Vehicles

  • Jeong, Hae-Gwang;Lee, Kyo-Beum
    • Journal of Electrical Engineering and Technology
    • /
    • v.8 no.5
    • /
    • pp.1122-1130
    • /
    • 2013
  • This paper proposes a new design for quick battery charger systems for electric vehicles that consists of a three-phase inverter and a full-bridge converter which use the phase-shift method. The 3-phase inverter controls the input and DC-link voltage by use of a current controller and a voltage controller. The full-bridge converter transfers the DC-link voltage to a fixed output voltage. Designs for the output-side converter and controller for improved performance are proposed in this paper. Design schemes for the filter and controller of an input-side inverter are also presented. Furthermore, the paper proposes a compensation method for the offset current that is caused by switch failure and circuit problems. Simulations and experiments have been performed on a 50kW-battery charger system that is suitable for vehicles. The presented results verify the validity of the proposed method and the superiority of the system over conventional methods.

An automatic calibration technique for piezoelectric pressure transducers (압전형 압력센서의 교정기법 자동화)

  • Hong, Sung-Soo;Choi, Ju-Ho;Yoo, Jun
    • 제어로봇시스템학회:학술대회논문집
    • /
    • 1996.10b
    • /
    • pp.1368-1371
    • /
    • 1996
  • This paper presents an automatic calibration technique for piezoelectric low pressure transducer, which is useful to measure a pressure within 500 psi. This system with automatic calibration function and error correction algorithm generates standard dynamic pressure for the calibration of sensor. With the compensation for the offset voltage and the pressure error, the accuracy and the usefulness of the proposed scheme is validated.

  • PDF

An Automatic Calibration Technique for Piezoelectric Pressure Transducers (압전형 압력센서의 교정기법 자동화)

  • 홍성수;최주호
    • Proceedings of the Korean Society of Precision Engineering Conference
    • /
    • 1996.11a
    • /
    • pp.1012-1016
    • /
    • 1996
  • This paper presents an automatic calibration technique for piezoelectic low pressure transducer, which is useful to measure a pressure within 500 psi. This system with automatic calibration function and error correction algorithm generates standard dynamic pressure for the calibration of sensor. With the compensation for the offset voltage and the pressure error, the accuracy and the usefulness of the proposed scheme is validated.

  • PDF

3-phase Inverter PLL Error Compensation due to Grid Voltage Sensing Offset (계통 전압 센싱 옵셋으로 인한 3상 인버터 PLL 오차 보상 기법)

  • Jang, Ju-Young;Lee, Jeong-Hum;Yang, Seung-Chul;Moon, Sang-Ho
    • Proceedings of the KIPE Conference
    • /
    • 2014.07a
    • /
    • pp.445-446
    • /
    • 2014
  • 계통 연계형 3상 인버터는 계통과 연계 운전을 위해 전력 계통과 동기화시키는 PLL 알고리즘을 사용하게 된다. 본 논문에서는 정상분 전압을 추출하는 PLL 사용을 전제로 계통 전압의 센싱 옵셋이 발생한 경우 PLL 알고리즘을 안정적으로 동작시키기 위한 PLL 보상 방법을 제안한다.

  • PDF

Polar Transmitter with Differential DSM Phase and Digital PWM Envelope

  • Zhou, Bo;Liu, Shuli
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.14 no.3
    • /
    • pp.313-321
    • /
    • 2014
  • A low-power low-cost polar transmitter for EDGE is designed in $0.18{\mu}m$ CMOS. A differential delta-sigma modulator (DSM) tunes a three-terminal voltage-controlled oscillator (VCO) to perform RF phase modulation, where the VCO tuning curve is digitally pre-compensated for high linearity and the carrier frequency is calibrated by a dual-mode low-power frequency-locked loop (FLL). A digital intermediate-frequency (IF) pulse-width5 modulator (PWM) drives a complementary power-switch followed by an LC filter to achieve envelope modulation with high efficiency. The proposed transmitter with 9mW power dissipation relaxes the time alignment between the phase and envelope modulations, and achieves an error vector magnitude (EVM) of 4% and phase noise of -123dBc/Hz at 400kHz offset frequency.

The study of a chopper-type transistorized d.c. amplifier circuit (교류변환형 트란지스터식 직류증폭회로에 관한 연구)

  • 한만춘;최창준
    • 전기의세계
    • /
    • v.18 no.5
    • /
    • pp.12-19
    • /
    • 1969
  • The sensitivity of transistorized d.c. amplifiers is mainly limited by drift at operating point caused by ambient temperature changes. A chopper-type transistorized amplifier is necessary to obtain a high sensitivity without recourse to drift compensation which requires the adjustment of several balancing controls. A chopper-stabilized system consisting of an electro-mechanical chopper for input and output and a high-gain a.c. amplifier is designed and analyzed. The gain of the a.c. amplifier, expressed as the ratio of voltages, is larger than 80db in the band of 50C/S - 100KC/S. The complete system gives an open-loop gain of 68db at direct current. The offset voltage is 20.mu.V referred in input and the voltage drift at the input is less than 10.mu.V/hr at 25.deg.C. This type of amplifier would be useful for the high-gain transistorized d.c. amplifier for analog computers. Also, due to the high input impedance, it is suitable for amplification of signals from wide range of source impedances.

  • PDF