• Proceedings of the Korean Society of Precision Engineering Conference
• /
• 2004.05a
• /
• pp.126-126
• /
• 2004

1996년 Chou 등이 개발한 가열방식의 나노임프린트 리소그래피(nanoimprint lithography, NIL)은 선폭 100nm 이하의 나노구조물을 경제적으로 제작할 수 있는 대표적인 나노패턴닝(nano-patterning) 공정으로 많은 기대가 모아지고 있으나, 열변형에 의해 다층정렬이 어렵다는 점과, 점도가 큰 레지스트(resist)를 임프린트하기 위해서는 고압(∼30 bar)이 필요하다 점 등의 문제점이 있다. 이를 해결할 수 있는 방법으로 UV 나노임프린트 리소그래피(ultraviolet nanoimprint lithography, UV-NIL)를 들 수 있다.(중략)

• Vacuum Magazine
• /
• v.2 no.1
• /
• pp.10-16
• /
• 2015

With the recognition of nanotechnology as one of the future strategic technologies, the R&D efforts have been performed under exclusive supports of governments and private sectors. At present, nanotechnology is at the focus of research and public attention in almost every advanced country including USA, Japan, and many others in EU. Keeping tracks of such technical trends, center for nanoscale mechatronics and manufacturing (CNMM) was established in 2002 as a part of national nanotechnology promotion policy led by ministry of science and technology (MOST) in Korea. It will hold widespread potential applications in electronics, optical electronics, biotechnology, micro systems, etc, with the promises of commercial visibility and competitiveness. In this paper, wafer scale multilayer nanoimprint lithography technology which is well-known the next generation lithography, roll-typed nanoimprint lithography (R-NIL), roll-typed liquid transfer imprint lithography (R-LTIL), the key technology for nanomanufacturing and nanoscale measurement technology will be introduced. Additionally, its applications and some achievements such as solar cell, biosensor, hard disk drive, and MOSFET, etc by means of the developed multilayer nanoimprint lithography system are introduced.

• Proceedings of the Korean Society of Precision Engineering Conference
• /
• 2010.05a
• /
• pp.493-494
• /
• 2010

• Proceedings of the Korean Society of Precision Engineering Conference
• /
• 2006.10a
• /
• pp.491-492
• /
• 2006

• Proceedings of the Korean Society of Precision Engineering Conference
• /
• 2013.05a
• /
• pp.605-606
• /
• 2013

• Proceedings of the Korean Society for Technology of Plasticity Conference
• /
• 2007.05a
• /
• pp.199-204
• /
• 2007

Hot embossing, one of Nanoimprint Lithography(NIL) techniques, has been getting attention as an alternative candidate of next generation patterning technologies by the advantages of simplicity and low cost compared to conventional photolithographies. A typical hot embossing usually, however, takes more than ten minutes for one cycle of the process because of a long thermal cycling. Over the last few years a number of studies have been made to reduce the cycle time for hot embossing or similar patterning processes. The target of this research is to develop an induction heating apparatus for heating a metallic micro patterning mold at very high speed with the large-area uniformity of temperature distribution. It was found that a 0.5 mm-thick nickel mold can be heated from $25^{\circ}C$ to $150^{\circ}C$ within 1.5 seconds with the temperature variation of ${\pm}5^{\circ}C$ in 4-inch diameter area, using the induction heating apparatus.

• Proceedings of the KSME Conference
• /
• 2003.04a
• /
• pp.1078-1082
• /
• 2003

A feasibility study for the fabrication of master replication with nanostructures by Nanoimprint Lithography (NIL) was investigated for application of polymer Photonic Bandgap (PBG) devices used in photonic IC. Large area gratings of $9{\times}15(mm^2)$ with p = 400 nm was successfully embossed on PMMA on silicon wafer and the embossing parameters (temperature, pressure, time) were established. A precise control of $O_2$ plasma Reactive Ion Etching (RIE) process time allowed window opening over the whole area despite the presence of wafer bending. Master replication with aspect ratio 1 was successfully fabricated, but master replication with aspect ratio 3 needs to optimize parameters. All replications were done in a NIL process.

• Fibers and Polymers
• /
• v.3 no.3
• /
• pp.113-119
• /
• 2002

Nanoimprint lithography (NIL) is a nanofabrication method known to be a low cost method of fabricating nanoscale patterns as small as 6 m. This study is focused on understanding physical phenomena in the embossing of nano/micro scale structures with 100 nm minimum feature size. We present the effects of capillary force and width of stamp groove on flow behavior at the embossing stage through numerical experimentation. We also compare our numerical results with previous experimental results and discuss our results.

• Journal of the Korean Vacuum Society
• /
• v.14 no.1
• /
• pp.35-39
• /
• 2005

In the UV-NIL process using an elementwise patterned stamp (EPS), which includes channels formed to separate each element with patterns, low-viscosity resin droplets with a nano-liter volume are dispensed on all elements of the EPS. Following pressing of the EPS, the EPS is illuminated with UV-light to cure the resin; and then the EPS is separated from several thin patterned elements on a wafer. Experiments on UV-NIL were performed on an EVG620-NIL. 50 - 100nm features of the EPS with 3m channels were successfully transferred to 4 in. wafers. Especially, the wafer deformation during imprint was analyzed using the finite element method (FEM) in order to study the effect of the wafer deformation on the UV-NIL using EPS.

• Korean Journal of Materials Research
• /
• v.26 no.11
• /
• pp.635-643
• /
• 2016

Graphene has shown exceptional properties for high performance devices due to its high carrier mobility. Of particular interest is the potential use of graphene nanoribbons as field-effect transistors. Herein, we introduce a facile approach to the fabrication of graphene nanoribbon (GNR) arrays with ~200 nm width using nanoimprint lithography (NIL), which is a simple and robust method for patterning with high fidelity over a large area. To realize a 2D material-based device, we integrated the graphene nanoribbon arrays in field effect transistors (GNR-FETs) using conventional lithography and metallization on highly-doped $Si/SiO_2$ substrate. Consequently, we observed an enhancement of the performance of the GNR-transistors compared to that of the micro-ribbon graphene transistors. Besides this, using a transfer printing process on a flexible polymeric substrate, we demonstrated graphene-silicon junction structures that use CVD grown graphene as flexible electrodes for Si based transistors.