• Proceedings of the Korean Institute of Information and Commucation Sciences Conference
• /
• 2018.05a
• /
• pp.470-471
• /
• 2018

This paper presents a design method for combinational digital logic systems using time domain based multiplexing and common multi-terminal extension decision diagrams. The proposed method can reduce the 1)hardware, 2)logic levels and 3)pins. In the logic system design, we use two types of decision diagrams(DDs), that is the common binary decision diagrams and CMTEDDs. Also, we propose an algorithms to derive common multiple-terminal binary decision diagrams from CBDDs, and CMTEDDs from CMTBDDs. The CMTEDDs over CBDDs is more compactness in terms of number of non-terminal nodes, where the nodes for output selection variables are not included in the non-terminal nodes. In the logic design, each non-terminal nodes of an CBDDs and an CMTEDDs is realized by a multiplexer(MUX). In addition, we compare the proposed TDBM realization with the conventional one.

• Journal of Communications and Networks
• /
• v.10 no.3
• /
• pp.351-361
• /
• 2008

This paper presents a delay-margin based traffic engineering (TE) approach to provide end-to-end quality of service (QoS) in multi-protocol label switching (MPLS) networks using differentiated services (DiffServ) at the link level. The TE, including delay, class, and route assignments, is formulated as a nonlinear optimization problem reflecting the inter-class and inter-link dependency introduced by DiffServ and end-to-end QoS requirements. Three algorithms are used to provide a solution to the problem: The first two, centralized offline route configuration and link-class delay assignment, operate in the convex areas of the feasible region to consecutively reduce the objective function using a per-link per-class decomposition of the objective function gradient. The third one is a heuristic that promotes/demotes connections at different links in order to deal with concave areas that may be produced by a trunk route usage of more than one class on a given link. Approximations of the three algorithms suitable for on-line distributed TE operation are also derived. Simulation is used to show that proposed approach can increase the number of users while maintaining end-to-end QoS requirements.

• Journal of IKEEE
• /
• v.1 no.1 s.1
• /
• pp.83-92
• /
• 1997

Multipath ATM switch architectures have the potential to accommodate easily the design of high-speed and large capacity ATM switches which can handle a very large amount of switching throughputs. However, the multipath architecture inevitably encounters out-of-sequence problems. We propose a multipath switch model to analyze the out-of-sequence phenomenon. And we analyze the out-of-sequence performance dependency on the architecture parameters : the number of multipath, the trunk utilization, the switch size, and the number virtual channels/trunk. Indexing terms : ATM switch, Multipath archltecture, Out-of-sequence performance, Cell sequence integrity, Analytical model.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.39 no.6
• /
• pp.8-18
• /
• 2002

We study complicated nonlinear interactions of two orthogonally polarized pulses with pulse-width of less than 100fsec in the all-optical phase-shift switches, which use soliton pulse-train and fiber-splicing for control pulse to obtain multi-collisional $\pi$-phase-shift and consider Raman response function. We investigate switching performance in various input parameters such as input pulse-width and birefringence of fiber, and find optimum initial conditions for good switching performance in such all-optical switches.

• The Journal of the Institute of Internet, Broadcasting and Communication
• /
• v.15 no.3
• /
• pp.59-65
• /
• 2015

To build a flexible network than traditional transport network, the carrier ethernet technology is emerging in network industry recently and MPLS-TP technologies are being applied as a major standard technology for the carrier ethernet. However, network management technologies required to handle equipment installed in MPLS-TP network are not clear. This paper propose an efficient method to build a management network automatically without any additional configuration when network equipments are installed in MPLS-TP network. The proposed scheme reduce cost required for both equipment installation and network maintenance by minimizing configuration procedures of connecting management system with network. We evaluated the effectiveness of the proposed scheme by applying the scheme to a real MPLS-TP equipment.

• Proceedings of the Korean Institute of Information and Commucation Sciences Conference
• /
• 2010.05a
• /
• pp.76-79
• /
• 2010

Internet of the Web-based Home Securiy, ITS (Intelligent Traffic System), the tourism industry, production field, etc In many fields, using a network camera imaging system has been spotlighted and Accordingly the demand for network cameras is growing rapidly. in order to control it according to the video server complex has a costly problem. In this paper, according to an increasing number of cameras cost and complexity of the video server problems to solve information from video cameras through multi-channel input single-channel multiplex and the fact that switching is handled and Also, the system automatically switches the image data is implemented.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.4 no.3
• /
• pp.304-309
• /
• 1999

In this paper, a new 24longleftarrowpulse diode rectifier system based upon the conventional series-connected 12-pulse rectifier is p proposed with the least number of switching devices and low VA rating of the additional passive components. The p proposed approach does not employ any active switching devices. Therefore, the system is rugged and simple to i implement. Detailed analysis with VA rating calculation of the components is presented and experimental results from a a 220V, 3kV A rectifier system verify the proposed concept.

• Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
• /
• 2004.07b
• /
• pp.710-713
• /
• 2004

The design, simulation, modeling and measurement of a low temperature co-fired ceramic (LTCC) RF switch module for GSM applications is presented in this paper. RF switch module is constructed using a Rx/Tx switching circuit and integrated low pass filter. The low pass filter function was designed to operate in th GSM band. Insertion and return loss of the low pass filter were designed less than 0.3 dB and better than 12.7 dB at 900 MHz. The RF switch module contained 10 embedded passives and 3 surface mount components integrated on $4.6{\times}4.8{\times}1.2$ nm, 6-layer multi-layer integrated circuit. The insertion loss of switch module was measured at 900 MHz was 11 dB.

• Proceedings of the KIPE Conference
• /
• 1998.10a
• /
• pp.1047-1050
• /
• 1998

This paper describes an advanced prototype of voltage-fed zero voltage soft-switching PWM resonant inverter with an active voltage clamped capacitor, which is put into practice for high-frequency high-power induction-heated appliances. This application-specific quasi-resonant inverter using the latest generation IGBTs for soft-switching can regulate its output power under a principle of a fixed frequency ZVS-PWM strategy. Its operating principle and unique features are presented as compared with a conventional quasi-resonant ZVS inverter for induction-heated cooker, together with its power regulation characteristics on the basis of its simulation and experimental results. The steady-state performances of this inverter developed for multi-burner type induction-heated food cooking appliance are evaluated and discussed from a practical point of view.

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.10 no.12
• /
• pp.2264-2270
• /
• 2006

This paper describes fast-hewing frequency synthesizers for multi-band OFDM(MB-OFDM) ultra-wide band(UWB) systems. Three different structures in generating 3 center frequencies(3432MHz, 3960MHz, 4488MHz) are designed and compared. The first structure generates 3 center frequencies using only one PLL operating at 4224MHz, and the second uses three PLLs operating at corresponding center frequencies. The proposed third structure employes two PLLs operating at 3960MHz and 528MHz. Simulation results using 0.18um RF CMOS process parameters show that the third structure exhibits boner characteristics in spur, area and current consumption than the other structures. The band switching time of the proposed synthesizer is less than 1.In and the spur is less than -36dBc. The synthesizer consumes 22mA from a 1.8V supply.